參數(shù)資料
型號: CAT524P
英文描述: 64K x 16 Static RAM
中文描述: 數(shù)字電位器
文件頁數(shù): 6/12頁
文件大小: 85K
代理商: CAT524P
CAT525
6
Doc. No. 2001, Rev. A
As data transfers are edge triggered clean clock
transitions are necessary to avoid falsely clocking data
into the control registers. Standard CMOS and TTL logic
families work well in this regard and it is recommended
that any mechanical switches used for breadboarding or
device evaluation purposes be debounced by a flip-flop
or other suitable debouncing circuit.
V
REF
V
REF
, the voltage applied between pins V
REFH
&V
REFL
,
sets the configured DPP’s Zero to Full Scale output
range where V
REFL
= Zero and V
REFH
= Full Scale. V
REF
can span the full power supply range or just a fraction of
it. In typical applications V
REFH
&V
REFL
are connected
across the power supply rails. When using less than the
full supply voltage be mindfull of the limits placed on
V
REFH
and V
REFL
as specified in the References section
of DC Electrical Characteristics.
READY/
BUSY
When saving data to non-volatile memory, the Ready/
Busy ouput (RDY/
BSY
) signals the start and duration of
the erase/write cycle. Upon receiving a command to
store data (PROG goes high) RDY/
BSY
goes low and
remains low until the programming cycle is complete.
During this time the CAT525 will ignore any data
appearing at DI and no data will be output on DO.
RDY/
BSY
is internally ANDed with a low voltage detector
circuit monitoring V
DD.
If V
DD
is below the minimum value
required for EEPROM programming, RDY/
BSY
will
remain high following the program command indicating
a failure to record the desired data in non-volatile memory.
DATA OUTPUT
Data is output serially by the CAT525, LSB first, via the
Data Out (DO) pin following the reception of a start bit
and two address bits by the Data Input (DI). DO
becomes active whenever CS goes high and resumes
its high impedance Tri-State mode when CS returns low.
Tri-Stating the DO pin allows several 525s to share a
single serial data line and simplifies interfacing multiple
525s to a microprocessor.
WRITING TO MEMORY
Programming the CAT525’s non-volatile memory is
accomplished through the control signals: Chip Select
(CS) and Program (PROG). With CS high, a start bit
followed by a two bit DPP address and eight data bits are
clocked into the DPP wiper control register via the DI pin.
Data enters on the clock’s rising edge. The DPP output
changes to its new setting on the clock cycle following
D7, the last data bit.
Programming is accomplished by bringing PROG high
sometime after the start bit and at least 150 ns prior to the
rising edge of the clock cycle immediately following the
D7 bit. Two clock cycles after the D7 bit the DPP control
register will be ready to receive the next set of address
and data bits. The clock must be kept running throughout
the programming cycle. Internal control circuitry takes
care of generating and ramping up the programming
voltage for data transfer to the non-volatile memory
cells. The CAT525’s non-volatile memory cells will
endure over 100,000 write cycles and will retain data for
a minimum of 20 years without being refreshed.
READING DATA
Each time data is transferred into a DPP wiper control
register currently held data is shifted out via the D0 pin,
thus in every data transaction a read cycle occurs. Note,
however, that the reading process is destructive. Data
must be removed from the register in order to be read.
Figure 2 depicts a Read Only cycle in which no change
occurs in the DPP’s output. This feature allows
μ
Ps to
poll DPPs for their current setting without disturbing the
output voltage but it assumes that the setting being read
is also stored in non-volatile memory so that it can be
restored at the end of the read cycle. In Figure 2 CS
returns low before the 13
th
clock cycle completes. In
doing so the non-volatile memory setting is reloaded into
the DPP wiper control register. Since this value is the
Figure 1. Writing to Memory
Figure 2. Reading from Memory
A0
A1
1
DO
DI
CS
PROG
OUDPP
to
CURRENT
NON-VOLATILE
D0
D1
D2
D3
D4
D5
D6
D7
CURRENT DPP DATA
RDY/BSY
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
D0
D1
D2
D3
D4
D5
D6
D7
1
NEW DPP DATA
CURRENT DPP DATA
CURRENT
NON-VOLATILE
OUDPP
PROG
DO
DI
CS
DPNEW
VOLATILE
DPNEW
NON-VOLATILE
to
RDY/BSY
相關(guān)PDF資料
PDF描述
CAT524PI 1-Mbit (64K x 16) Static RAM
CAT525PI 256K x 16 Static RAM
CAT5261 Dual Digitally Programmable Potentiometer
CAT5261UI-50TE13 CONNECTOR ACCESSORY
CAT5261JI-50TE13 Replaced by DSD1794A : 132dB SNR Highest Performance Stereo Audio DAC (H/W Control) 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT524PI 功能描述:數(shù)字電位計 IC Ind Temp 7K 3-Wire RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
CAT524W 功能描述:數(shù)字電位計 IC Com Temp 7K 3-Wire RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
CAT524WI 功能描述:數(shù)字電位計 IC Ind Temp 7K 3-Wire RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
CAT524WI-T2 功能描述:數(shù)字電位計 IC DPP,NV,256 taps Dual 3 wire,w/Buf RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
CAT524WITE13 制造商:ON Semiconductor 功能描述:Digital Potentiometer 256POS 28KOhm Quad 14-Pin SOIC T/R