- 您現在的位置：買賣IC網 > PDF目錄366726 > CAT34WC02LA EEPROM PDF資料下載
參數資料
| 型號： | CAT34WC02LA |
| 元件分類： | DRAM |
| 英文描述： | EEPROM |
| 中文描述： | EEPROM的 |
| 文件頁數： | 4/10頁 |
| 文件大?。?/td> | 68K |
| 代理商： | CAT34WC02LA |
CAT34AC02
4
Doc. No. 1025, Rev. E
FUNCTIONAL DESCRIPTION
The CAT34AC02 supports the SMBus data transmission
protocol. This serial protocol defines any device that
sends data to the bus to be a transmitter and any device
receiving data to be a receiver. Data transfer is controlled
by the Master device which generates the serial clock
and all START and STOP conditions for bus access. The
CAT34AC02 operates as a Slave device. Both the
Master and Slave devices can operate as either
transmitter or receiver, but the Master device controls
which mode is activated. A maximum of 8 devices may
be connected to the bus as determined by the device
address inputs A0, A1, and A2.
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT34AC02 serial clock input pin is used to clock
all data transfers into or out of the device. This is an input
pin.
SDA:
Serial Data/Address
The CAT34AC02 bidirectional serial data/address pin is
used to transfer data into and out of the device. The SDA
pin is an open drain output and can be wire-ORed with
other open drain or open collector outputs.
A0, A1, A2:
Device Address Inputs
These inputs set device address when cascading multiple
devices. A maximum of eight devices can be cascaded
when using the device.
WP:
Write Protect
This input, when tied to GND, allows write operations to
the entire memory. For CAT34AC02 when this pin is tied
to V
CC
, the entire array of memory is write protected.
When left floating, memory is unprotected.
Figure 3. Start/Stop Timing
Figure 2. Write Cycle Timing
Figure 1. Bus Timing
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
START BIT
SDA
STOP BIT
SCL
相關PDF資料 |
PDF描述 |
|---|---|
| CAT34WC02LA-1.8 | PTG Programming Kit |
| CAT34WC02LI | 5V, 3.3V, ISR™ High-Performance CPLDs |
| CAT34WC02LI-1.8 | 5V, 3.3V, ISR™ High-Performance CPLDs |
| CAT34WC02P | 5V, 3.3V, ISR™ High-Performance CPLDs |
| CAT34WC02P-1.8 | 5V, 3.3V, ISR™ High-Performance CPLDs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT34WC02LA-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| CAT34WC02LI | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT34WC02LI-1.8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
| CAT34WC02P | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT34WC02P-1.8 | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 1.8-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。