- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366727 > CAT34ACO2 1:10 Clock Fanout Buffer PDF資料下載
參數(shù)資料
| 型號： | CAT34ACO2 |
| 英文描述： | 1:10 Clock Fanout Buffer |
| 中文描述： | 對于ACR的SMBus的EEPROM卡配置。 2KB的 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 68K |
| 代理商： | CAT34ACO2 |
CAT34AC02
4
Doc. No. 1025, Rev. E
FUNCTIONAL DESCRIPTION
The CAT34AC02 supports the SMBus data transmission
protocol. This serial protocol defines any device that
sends data to the bus to be a transmitter and any device
receiving data to be a receiver. Data transfer is controlled
by the Master device which generates the serial clock
and all START and STOP conditions for bus access. The
CAT34AC02 operates as a Slave device. Both the
Master and Slave devices can operate as either
transmitter or receiver, but the Master device controls
which mode is activated. A maximum of 8 devices may
be connected to the bus as determined by the device
address inputs A0, A1, and A2.
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT34AC02 serial clock input pin is used to clock
all data transfers into or out of the device. This is an input
pin.
SDA:
Serial Data/Address
The CAT34AC02 bidirectional serial data/address pin is
used to transfer data into and out of the device. The SDA
pin is an open drain output and can be wire-ORed with
other open drain or open collector outputs.
A0, A1, A2:
Device Address Inputs
These inputs set device address when cascading multiple
devices. A maximum of eight devices can be cascaded
when using the device.
WP:
Write Protect
This input, when tied to GND, allows write operations to
the entire memory. For CAT34AC02 when this pin is tied
to V
CC
, the entire array of memory is write protected.
When left floating, memory is unprotected.
Figure 3. Start/Stop Timing
Figure 2. Write Cycle Timing
Figure 1. Bus Timing
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
START BIT
SDA
STOP BIT
SCL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT34WC02J | 1:8 Clock Fanout Buffer |
| CAT34WC02J-1.8 | 1:4 Clock Fanout Buffer |
| CAT34WC02J-1.8TE13 | I2C Serial EEPROM |
| CAT34WC02J-2.5 | I2C Serial EEPROM |
| CAT34WC02J-2.7 | 1:8 Clock Fanout Buffer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT34C02 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2-Kb I2C EEPROM for DDR2 DIMM Serial Presence Detect |
| CAT34C02_11 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2 kb I2C EEPROM for DDR2 DIMM Serial Presence Detect TSSOPa??8 Y SUFFIX |
| CAT34C02HU3 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2 kb I2C EEPROM for DDR2 DIMM Serial Presence Detect TSSOPa??8 Y SUFFIX |
| CAT34C02HU3IG4 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2 kb I2C EEPROM for DDR2 DIMM Serial Presence Detect |
| CAT34C02HU3I-G4 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2 kb I2C EEPROM for DDR2 DIMM Serial Presence Detect TSSOPa??8 Y SUFFIX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。