- 您現在的位置：買賣IC網 > PDF目錄295214 > CAT25C03Z 256 X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數資料
| 型號： | CAT25C03Z |
| 元件分類： | PROM |
| 英文描述： | 256 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | ROHS COMPLIANT, MSOP-8 |
| 文件頁數： | 9/12頁 |
| 文件大?。?/td> | 304K |
| 代理商： | CAT25C03Z |
Discontinued
Parts
6
CAT25C11/03/05/09/17
Doc. No. 1017, Rev. L
2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Figure 2. WREN Instruction Timing
Figure 3. WRDI Instruction Timing
operation to the status register. The
WP pin function is
blocked when the WPEN bit is set to 0. Figure 10 illustrates
the
WP timing sequence during a write operation.
HOLD
HOLD: Hold
HOLD is the HOLD pin. The HOLD pin is used to pause
transmission to the CAT25C11/03/05/09/17 while in the
middle of a serial sequence without having to re-transmit
entire sequence at a later time. To pause,
HOLD must be
brought low while SCK is low. The SO pin is in a high
impedance state during the time the part is paused, and
transitions on the SI pins will be ignored. To resume
communication,
HOLD is brought high, while SCK is low.
HOLD should be held high any time this function is not
being used.
HOLD may be tied high directly to VCC or tied
to VCC through a resistor. Figure 9 illustrates hold timing
sequence.
STATUS REGISTER
The Status Register indicates the status of the device.
The
RDY (Ready) bit indicates whether the CAT25C11/
SK
SI
CS
SO
00000
11
0
HIGH IMPEDANCE
SK
SI
CS
SO
00000
10
0
HIGH IMPEDANCE
Note: Dashed Line= mode (1, 1) – – – –
03/05/09/17 is busy with a write operation. When set to
1 a write cycle is in progress and when set to 0 the device
indicates it is ready. This bit is read only the WEL (Write
Enable) bit indicates the status of the write enable latch.
When set to 1, the device is in a Write Enable state and
when set to 0 the device is in a Write Disable state. The
WEL bit can only be set by the WREN instruction and can
be reset by the WRDI instruction.
The BP0, BP1 and BP2 bits indicate which part of the
memory array is currently protected. These bits are set
by the user issuing the WRSR instruction. The user is
allowed to protect from one page to as much as half the
entire array. Once the three protection bits are set the
associated memory can be read but not written until the
protection bits are reset. These bits are non volatile.
The WPEN (Write Protect Enable) is an enable b it for the
WP pin. The WP pin and WPEN bit in the status register
control the programmable hardware write protect fea-
ture. Hardware write protection is enabled when
WP is
low and WPEN bit is set to high. The user cannot write
to the status register, (including the block protect bits
相關PDF資料 |
PDF描述 |
|---|---|
| CAT25C17VA-1.8TE13 | 2K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25C17V | 2K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25C17LE-G | 2K X 8 SPI BUS SERIAL EEPROM, PDIP8 |
| CAT25C17YI-1.8-G | 2K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25C03VE | 256 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT25C03Z-1.8 | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 1.8-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C03ZA | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C03ZI | 功能描述:電可擦除可編程只讀存儲器 (256x8) 2K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C04L | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C04L-1.8 | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 1.8-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數據保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。