- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄169495 > CAT25040LI-GTD (ON SEMICONDUCTOR) 128 X 8 SPI BUS SERIAL EEPROM, PDIP8 PDF資料下載
參數(shù)資料
| 型號： | CAT25040LI-GTD |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | PROM |
| 英文描述： | 128 X 8 SPI BUS SERIAL EEPROM, PDIP8 |
| 封裝： | 0.300 INCH, PLASTIC, HALOGEN FREE AND ROHS COMPLIANT, MS-001, CASE 646AA-01, DIP-8 |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 211K |
| 代理商： | CAT25040LI-GTD |
CAT25010, CAT25020, CAT25040
http://onsemi.com
5
Table 8. STATUS REGISTER
7
6
5
4
3
2
1
0
1
BP1
BP0
WEL
RDY
Table 9. BLOCK PROTECTION BITS
Status Register Bits
Array Address Protected
Protection
BP1
BP0
0
None
No Protection
0
1
CAT25010: 06007F, CAT25020: 0C00FF, CAT25040: 1801FF
Quarter Array Protection
1
0
CAT25010: 04007F, CAT25020: 0800FF, CAT25040: 1001FF
Half Array Protection
1
CAT25010: 00007F, CAT25020: 0000FF, CAT25040: 0001FF
Full Array Protection
WRITE OPERATIONS
The CAT25010/20/40 device powers up into a write
disable state. The device contains a Write Enable Latch
(WEL) which must be set before attempting to write to the
memory array or to the status register. In addition, the
address of the memory location(s) to be written must be
outside the protected area, as defined by BP0 and BP1 bits
from the status register.
Write Enable and Write Disable
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
instruction to the CAT25010/20/40. Care must be taken to
take the CS input high after the WREN instruction, as
otherwise the Write Enable Latch will not be properly set.
WREN timing is illustrated in Figure 3. The WREN
instruction must be sent prior to any WRITE or WRSR
instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 4. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
Figure 3. WREN Timing
SCK
SI
SO
00
0
11
0
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
CS
Figure 4. WRDI Timing
SCK
SI
SO
0
000
10
0
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
CS
相關PDF資料 |
PDF描述 |
|---|---|
| CAT25040RE-1.8TE13REV-C | 512 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25010GVI-1.8REV-C | 128 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25010GVI-TE13REV-C | 128 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25010GYE-REV-B | 128 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT25010RE-1.8REV-B | 128 X 8 SPI BUS SERIAL EEPROM, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CAT25040P | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25040P-1.8 | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 1.8-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25040PA | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25040PI | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 2.5-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25040PI-1.8 | 功能描述:電可擦除可編程只讀存儲器 (512x8) 4K 1.8-6.0 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。