- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352825 > CAT24AC128L-TE13 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins PDF資料下載
參數(shù)資料
| 型號： | CAT24AC128L-TE13 |
| 元件分類： | EEPROM |
| 英文描述： | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| 中文描述： | 128kbit I2C串行CMOS EEPROM，帶有三片地址輸入引腳 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大小： | 92K |
| 代理商： | CAT24AC128L-TE13 |
CAT24C01B
3
Doc. No. 25085-00 7/99 S-1
A.C. CHARACTERISTICS
VCC = +1.8V to +6.0V, CL=1TTL Gate and 100pF (unless otherwise specified).
Read & Write Cycle Limits
Symbol
Parameter
1.8V, 2.5V
4.5V-5.5V
Min.
Max.
Min.
Max.
Units
FSCL
Clock Frequency
100
400
kHz
TI(1)
Noise Suppression Time
100
ns
Constant at SCL, SDA Inputs
tAA
SCL Low to SDA Data Out
3.5
1
s
and ACK Out
tBUF(1)
Time the Bus Must be Free Before
4.7
1.2
s
a New Transmission Can Start
tHD:STA
Start Condition Hold Time
4
0.6
s
tLOW
Clock Low Period
4.7
1.2
s
tHIGH
Clock High Period
4
0.6
s
tSU:STA
Start Condition Setup Time
4.7
0.6
s
(for a Repeated Start Condition)
tHD:DAT
Data In Hold Time
0
ns
tSU:DAT
Data In Setup Time
250
100
ns
tR(1)
SDA and SCL Rise Time
1
0.3
s
tF(1)
SDA and SCL Fall Time
300
ns
tSU:STO
Stop Condition Setup Time
4.7
0.6
s
tDH
Data Out Hold Time
100
ns
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its input.
Write Cycle Limits
Symbol
Parameter
Min.
Typ.
Max
Units
tWR
Write Cycle Time
10
ms
Power-Up Timing(1)(2)
Symbol
Parameter
Max.
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1321WI-45SOIC | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1321WI-45TE13 | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1321WI-45TSSOP | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1321YI-45SOIC | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1321YI-45TE13 | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT24AC128P-1.8TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128PE-1.8TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128PE-TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128PI-1.8TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128PI-TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。