- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352744 > CAT24AC128J-1.8TE13 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT24AC128J-1.8TE13 |
| 元件分類： | DRAM |
| 英文描述： | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| 中文描述： | 128kbit I2C串行CMOS EEPROM，帶有三片地址輸入引腳 |
| 文件頁數(shù)： | 4/7頁 |
| 文件大小： | 92K |
| 代理商： | CAT24AC128J-1.8TE13 |
CAT24C01B
4
Doc. No. 25085-00 7/99 S-1
FUNCTIONAL DESCRIPTION
The CAT24C01B uses a 2-wire data transmission pro-
tocol. The protocol defines any device that sends data to
the bus to be a transmitter and any device receiving data
to be a receiver. Data transfer is controlled by the Master
device which generates the serial clock and all START
and STOP conditions for bus access. The CAT24C01B
operates as a Slave device. Both the Master and Slave
devices can operate as either transmitter or receiver, but
the Master device controls which mode is activated.
PIN DESCRIPTIONS
SCL: Serial Clock
The CAT24C01B serial clock input pin is used to clock
all data transfers into or out of the device. This is an input
pin.
SDA: Serial Data/Address
The CAT24C01B bidirectional serial data/address pin is
used to transfer data into and out of the device. The SDA
pin is an open drain output and can be wired with other
open drain or open collector outputs.
2-WIRE BUS PROTOCOL
The following defines the features of the 2-wire bus
protocol:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
Figure 2. Write Cycle Timing
Figure 1. Bus Timing
Figure 3. Start/Stop Timing
5020 FHD F05
5020 FHD F04
5020 FHD F03
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
START BIT
SDA
STOP BIT
SCL
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT24AC128J-TE13 | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128P-1.8TE13 | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128W-TE13 | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128X-1.8TE13 | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128X-TE13 | 128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT24AC128JE-1.8TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128JE-TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128JI-1.8TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128JI-TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
| CAT24AC128J-TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:128kbit I2C Serial CMOS EEPROM With Three Chip Address Input Pins |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。