參數(shù)資料
型號: CAT24AA04TDI-T3
廠商: ON SEMICONDUCTOR
元件分類: PROM
英文描述: 512 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO5
封裝: HALOGEN FREE AND ROHS COMPLIANT, MO-193, TSOT-23, 5 PIN
文件頁數(shù): 6/10頁
文件大?。?/td> 166K
代理商: CAT24AA04TDI-T3
CAT24AA04, CAT24AA08
http://onsemi.com
5
Figure 4. Acknowledge Timing
18
9
START
SCL FROM
MASTER
BUS RELEASE DELAY (TRANSMITTER)
BUS RELEASE DELAY (RECEIVER)
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
ACK SETUP (≥ tSU:DAT)
ACK DELAY (≤ tAA)
Figure 5. Bus Timing
SCL
SDA IN
SDA OUT
tBUF
tSU:STO
tSU:DAT
tR
tAA
tDH
tLOW
tHIGH
tLOW
tSU:STA
tHD:STA
tHD:DAT
tF
WRITE OPERATIONS
Byte Write
To write data to memory, the Master creates a START
condition on the bus and then broadcasts a Slave address
with the R/W bit set to ‘0’. The Master then sends an address
byte and a data byte and concludes the session by creating
a STOP condition on the bus. The Slave responds with ACK
after every byte sent by the Master (Figure 6). The STOP
starts the internal Write cycle, and while this operation is in
progress (tWR), the SDA output is tristated and the Slave
does not acknowledge the Master (Figure 7).
Page Write
The Byte Write operation can be expanded to Page Write,
by sending more than one data byte to the Slave before
issuing the STOP condition (Figure 8). Up to 16 distinct data
bytes can be loaded into the internal Page Write Buffer
starting at the address provided by the Master. The page
address is latched, and as long as the Master keeps sending
data, the internal byte address is incremented up to the end
of page, where it then wraps around (within the page). New
data can therefore replace data loaded earlier. Following the
STOP, data loaded during the Page Write session will be
written to memory in a single internal Write cycle (tWR).
Acknowledge Polling
The acknowledge (ACK) polling routine can be used to
take advantage of the typical write cycle time. Once the stop
condition is issued to indicate the end of the host’s write
operation, the CAT24AA04/08 initiates the internal write
cycle. The ACK polling can be initiated immediately. This
involves issuing the start condition followed by the slave
address for a write operation. If the CAT24AA04/08 is still
busy with the write operation, NoACK will be returned. If
the CAT24AA04/08 device has completed the internal write
operation, an ACK will be returned and the host can then
proceed with the next read or write operation.
Hardware Write Protection
With the WP pin held HIGH, the entire memory is
protected against Write operations. If the WP pin is left
oating or is grounded, it has no impact on the Write
operation. The state of the WP pin is strobed on the last
falling edge of SCL immediately preceding the 1st data byte
(Figure 9). If the WP pin is HIGH during the strobe interval,
the Slave will not acknowledge the data byte and the Write
request will be rejected.
Delivery State
The CAT24AA04/08 is shipped erased, i.e., all bytes are FFh.
相關PDF資料
PDF描述
CAT24AC128GWE-TE13REV-A 16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
CAT24C023JA-30TE13 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
CAT24C023P-25 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
CAT24C083PA-28 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
CAT24C023JA-42TE13 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
相關代理商/技術參數(shù)
參數(shù)描述
CAT24AA04WI-G 功能描述:電可擦除可編程只讀存儲器 4K-Bit I2C Serial 電可擦除可編程只讀存儲器 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
CAT24AA04WI-GT10 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:4-Kb and 8-Kb I2C CMOS Serial EEPROM
CAT24AA04WI-GT3 功能描述:電可擦除可編程只讀存儲器 4K-Bit I2C Serial 電可擦除可編程只讀存儲器 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
CAT24AA04WI-T10 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:4-Kb and 8-Kb I2C CMOS Serial EEPROM
CAT24AA04WI-T3 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:4-Kb and 8-Kb I2C CMOS Serial EEPROM