- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295214 > CAT1641YI-42TE13 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1641YI-42TE13 |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封裝： | LEAD AND HALOGEN FREE, MO-153-AA, TSSOP-8 |
| 文件頁(yè)數(shù)： | 15/18頁(yè) |
| 文件大小： | 150K |
| 代理商： | CAT1641YI-42TE13 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
6
CAT1640, CAT1641
Advance Information
Doc. No. 25082, Rev. 00
When
RESET I/O is driven to the active state, the 200
msec timer will begin to time the reset interval. If external
reset is shorter than 200 ms, Reset outputs will remain
active at least 200 ms.
Glitches shorter than 100 ns on
RESET input will not
generate a reset pulse.
Hardware Data Protection
The CAT1640/41 family has been designed to solve
many of the data corruption issues that have long been
associated with serial EEPROMs. Data corruption occurs
when incorrect data is stored in a memory location which
is assumed to hold correct data.
Whenever the device is in a Reset condition, the embedded
EEPROM is disabled for all operations, including write
operations. If the Reset output is active, in progress
communications to the EEPROM are aborted and no new
communications are allowed. In this condition an internal
write cycle to the memory can not be started, but an in
progress internal non-volatile memory write cycle can not
be aborted. An internal write cycle initiated before the
Reset condition can be successfully finished if there is
enough time (5ms) before VCC reaches the minimum
value of 2V.
DEVICE OPERATION
Reset Controller Description
The CAT1640/41 precision RESET controllers ensure
correct system operation during brownout and power
up/down conditions. They are configured with open-
drain
RESET/RESET outputs.
During power-up, the
RESET/RESET output remains
active until VCC reaches the VTH threshold and will
continue driving the outputs for approximately 200ms
(tPURST) after reaching VTH. After the tPURST timeout
interval, the device will cease to drive the reset output.
At this point the reset output will be pulled up or down by
their respective pull up/down resistors.
During power-down, the
RESET/RESET output will be
active when VCC falls below VTH. The RESET/RESET
output will be valid so long as VCC is >1.0V (VRVALID).
The device is designed to ignore the fast negative going
VCC transient pulses (glitches).
Reset output timing is shown in Figure 1.
Manual Reset Operation
The
RESET pin can operate as reset output and manual
reset input. The input is edge triggered; that is, the
RESET input will initiate a reset timeout after detecting
a high to low transition.
Figure 1. RESET/RESET Output Timing
GLITCH
t
VCC
PURST
t
PURST
t
RPD
t
RVALID
V
TH
RESET
RPD
t
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1640JI-25TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1640UI-25 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641WI42 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1640ZD2I-28 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
| CAT24C128LI-G | 16K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1641YI45 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 64K EEPROM - Rail/Tube |
| CAT1641YI-45-GT3 | 功能描述:監(jiān)控電路 CPU SUP W/64K EEPROM RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1641ZD2GI-30 | 制造商:Catalyst Semiconductor 功能描述: |
| CAT1641ZD2I-25-T2 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 64K EEPROM - Tape and Reel |
| CAT1641ZD2I-28-T2 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 64K EEPROM - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。