參數(shù)資料
          型號(hào): CAT1641JI-28TE13
          英文描述: Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          中文描述: 監(jiān)控電路,帶有I2C串行EEPROM的64K的的CMOS
          文件頁數(shù): 6/18頁
          文件大?。?/td> 125K
          代理商: CAT1641JI-28TE13
          6
          CAT1640, CAT1641
          Advance Information
          Doc. No. 25082, Rev. 00
          When
          RESET
          I/O is driven to the active state, the 200
          msec timer will begin to time the reset interval. If external
          reset is shorter than 200 ms, Reset outputs will remain
          active at least 200 ms.
          Glitches shorter than 100 ns on
          RESET
          input will not
          generate a reset pulse.
          Hardware Data Protection
          The CAT1640/41 family has been designed to solve
          many of the data corruption issues that have long been
          associated with serial EEPROMs. Data corruption occurs
          when incorrect data is stored in a memory location which
          is assumed to hold correct data.
          Whenever the device is in a Reset condition, the embedded
          EEPROM is disabled for all operations, including write
          operations. If the Reset output is active, in progress
          communications to the EEPROM are aborted and no new
          communications are allowed. In this condition an internal
          write cycle to the memory can not be started, but an in
          progress internal non-volatile memory write cycle can not
          be aborted. An internal write cycle initiated before the
          Reset condition can be successfully finished if there is
          enough time (5ms) before VCC reaches the minimum
          value of 2V.
          DEVICE OPERATION
          Reset Controller Description
          The CAT1640/41 precision RESET controllers ensure
          correct system operation during brownout and power
          up/down conditions. They are configured with open-
          drain
          RESET
          /RESET outputs.
          During power-up, the
          RESET
          /RESET output remains
          active until V
          CC
          reaches the V
          TH
          threshold and will
          continue driving the outputs for approximately 200ms
          (t
          PURST
          ) after reaching V
          TH
          . After the t
          PURST
          timeout
          interval, the device will cease to drive the reset output.
          At this point the reset output will be pulled up or down by
          their respective pull up/down resistors.
          During power-down, the
          RESET
          /RESET output will be
          active when V
          CC
          falls below V
          TH
          . The
          RESET
          /RESET
          output will be valid so long as V
          CC
          is >1.0V (V
          RVALID
          ).
          The device is designed to ignore the fast negative going
          V
          CC
          transient pulses (glitches).
          Reset output timing is shown in Figure 1.
          Manual Reset Operation
          The
          RESET
          pin can operate as reset output and manual
          reset input. The input is edge triggered; that is, the
          RESET
          input will initiate a reset timeout after detecting
          a high to low transition.
          Figure 1. RESET/RESET Output Timing
          GLITCH
          t
          V
          CC
          PURST
          t
          PURST
          t
          RPD
          t
          RVALID
          V
          V
          TH
          RESET
          RESET
          RPD
          t
          相關(guān)PDF資料
          PDF描述
          CAT1641JI-28TSSOP Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          CAT1641JI-30SOIC Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          CAT1641JI-30TDFN Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          CAT1641JI-30TE13 Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          CAT1641JI-30TSSOP Supervisory Circuits with I2C Serial 64K CMOS EEPROM
          相關(guān)代理商/技術(shù)參數(shù)
          參數(shù)描述
          CAT1641LI25 功能描述:監(jiān)控電路 CPU w/64K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
          CAT1641LI28 功能描述:監(jiān)控電路 CPU w/64K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
          CAT1641LI-28-G 功能描述:監(jiān)控電路 CPU w/64K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
          CAT1641LI30 功能描述:監(jiān)控電路 CPU w/64K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
          CAT1641LI-30-G 功能描述:監(jiān)控電路 CPU w/64K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel