參數(shù)資料
型號: CAT1321ZD2I-28SOIC
英文描述: Supervisory Circuits with I2C Serial 32K CMOS EEPROM
中文描述: 監(jiān)控電路,帶有I2C串行EEPROM中的CMOS 32K的
文件頁數(shù): 8/18頁
文件大?。?/td> 496K
代理商: CAT1321ZD2I-28SOIC
8
CAT1320, CAT1321
Advance Information
Doc. No. 25085, Rev. 00
EMBEDDED EEPROM OPERATION
The CAT1320 and CAT1321 feature a 32kbit
embedded serial EEPROM that supports the I
2
C Bus
data transmission protocol. This Inter-Integrated
Circuit Bus protocol defines any device that sends
data to the bus to be a transmitter and any device
receiving data to be a receiver. The transfer is
controlled by the Master device which generates the
serial clock and all START and STOP conditions for
bus access. Both the Master device and Slave device
can operate as either transmitter or receiver, but the
Master device controls which mode is activated.
I
2
C Bus Protocol
The features of the I
2
C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes in
the data line while the clock line is high will be interpreted
as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1320/21 monitors the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant
bits of the 8-bit slave address are programmable in metal
and the default is 1010.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this bit
is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT1320/21 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT1320/21 then performs a Read or Write operation
depending on the R/
W
bit.
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
ACK
8TH BIT
BYTE n
SCL
SDA
Figure 4. Write Cycle Timing
相關(guān)PDF資料
PDF描述
CAT1321ZD2I-28TDFN Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1321ZD2I-28TE13 Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1321ZD2I-28TSSOP Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1321ZD2I-30SOIC Supervisory Circuits with I2C Serial 32K CMOS EEPROM
CAT1321ZD2I-30TDFN Supervisory Circuits with I2C Serial 32K CMOS EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT140021LWI-G 功能描述:監(jiān)控電路 w/2k I2C RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
CAT140021LWI-GT3 功能描述:監(jiān)控電路 w/2k I2C RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
CAT140021SWGI 制造商:Catalyst Semiconductor 功能描述:
CAT140021SWI-G 功能描述:監(jiān)控電路 w/2k I2C RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
CAT140021SWI-GT3 功能描述:監(jiān)控電路 w/2k I2C RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel