參數(shù)資料
型號: CAT1161LI25
廠商: ON SEMICONDUCTOR
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8
封裝: 0.300 INCH, ROHS COMPLIANT, PLASTIC, MS-001, DIP-8
文件頁數(shù): 12/14頁
文件大?。?/td> 188K
代理商: CAT1161LI25
CAT1161, CAT1162
2007 Catalyst Semiconductor, Inc.
7
Doc. No. 3002 Rev. F
Characteristics subject to change without notice
FUNCTIONAL DESCRIPTION
The CAT1161/2 supports the I
2C Bus data transmis–
sion protocol. This Inter-Integrated Circuit Bus proto–
col defines any device that sends data to the bus to
be a transmitter and any device receiving data to be a
receiver. The transfer is controlled by the Master
device which generates the serial clock and all
START and STOP conditions for bus access. Both the
Master device and Slave device can operate as either
transmitter or receiver, but the Master device controls
which mode is activated.
I
2C BUS PROTOCOL
The features of the I
2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus
is not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is
high will be interpreted as a START or STOP
condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1161/2 monitors
the SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must
end with a STOP condition.
Device Addressing
The Master begins a transmission by sending a
START condition. The Master sends the address of
the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are
fixed as 1010.
The next three bits (Figure 6) define memory
addressing. For the CAT1161/2 the three bits define
higher order bits.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this
bit is set to 1, a Read operation is selected, and when
set to 0, a Write operation is selected.
After the Master sends a START condition and the
slave address byte, the CAT1161/2 monitors the bus
and responds with an acknowledge (on the SDA line)
when its address matches the transmitted slave
address. The CAT1161/2 then performs a Read or
Write operation depending on the R/W
bit.
Figure 5. Acknowledge Timing
Figure 6. Slave Address Bits
CAT1161/2
1
0
1
0
a10
a9
a8
R/W
**a8, a9 and a10 correspond to the address of the memory array address word.
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
相關(guān)PDF資料
PDF描述
CP1001-9DVGTW 1-OUTPUT 152 W DC-DC REG PWR SUPPLY MODULE
CM1301-7RV0A 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE
CM1301-9EPV2F 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE
CM1301-9PAH 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE
CM1301-9PV0 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT1161LI-25 制造商:Catalyst Semiconductor 功能描述:
CAT1161LI-25-G 功能描述:監(jiān)控電路 CPU w/16K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
CAT1161LI28 功能描述:監(jiān)控電路 16K I2C Memory w/WDT RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel
CAT1161LI-28 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述:
CAT1161LI-28-G 功能描述:監(jiān)控電路 CPU w/16K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel