- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366663 > CAT1024ZD4I-30-GT3 Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1024ZD4I-30-GT3 |
| 英文描述： | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| 中文描述： | 監(jiān)控電路，帶有I2C串行的2K位CMOS EEPROM和手動(dòng)復(fù)位 |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大?。?/td> | 267K |
| 代理商： | CAT1024ZD4I-30-GT3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
CAT1024, CAT1025
Doc. No. 3008 Rev. N
6
2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
RESET CIRCUIT AC CHARACTERISTICS
Symbol
t
PURST
t
RDP
t
GLITCH
MR Glitch
t
MRW
t
MRD
Parameter
Power-Up Reset Timeout
V
TH
to RESET Output Delay
V
CC
Glitch Reject Pulse Width
Manual Reset Glitch Immunity
MR Pulse Width
MR Input to RESET Output Delay
Test Conditions
Note 2
Note 3
Note 4, 5
Note 1
Note 1
Note 1
Min
130
5
Typ
200
Max
270
5
30
100
1
Units
ms
μs
ns
ns
μs
μs
POWER-UP TIMING
(5), (6)
Symbol
t
PUR
t
PUW
Parameter
Power-Up to Read Operation
Power-Up to Write Operation
Test Conditions
Min
Typ
Max
270
270
Units
ms
ms
AC TEST CONDITIONS
RELIABILITY CHARACTERISTICS
Symbol
Parameter
N
END
Endurance
T
DR
Data Retention
V
ZAP
ESD Susceptibility
I
LTH
Latch-Up
Reference Test Method
MIL-STD-883, Test Method 1033
MIL-STD-883, Test Method 1008
MIL-STD-883, Test Method 3015
JEDEC Standard 17
Min
Max
Units
Cycles/Byte
Years
Volts
mA
(5)
(5)
(5)
(5)(7)
1,000,000
100
2000
100
Notes:
(1) Test Conditions according to “AC Test Conditions” table.
(2) Power-up, Input Reference Voltage V
CC
= V
TH
, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
(3) Power-Down, Input Reference Voltage V
CC
= V
TH
, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
(4) V
CC
Glitch Reference Voltage = V
THmin
; Based on characterization data
(5) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
(6) t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified memory operation can be initiated.
(7) Latch-up protection is provided for stresses up to 100mA on input and output pins from -1V to V
CC
+ 1V.
Parameter
Input Pulse Voltages
Input Rise and Fall Times
Input Reference Voltages
Output Reference Voltages
Output Load
Test Conditions
0.2V
CC
to 0.8V
CC
10ns
0.3V
CC
, 0.7V
CC
0.5V
CC
Current Source: I
OL
= 3mA; C
L
= 100pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1024ZD4I-30T2 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T3 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-42 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-42-GT2 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-42-GT3 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1024ZD4I-30T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30-T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T3 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-42 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。