- 您現在的位置：買賣IC網 > PDF目錄295214 > CAT1024RD2I-45TE13 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 PDF資料下載
參數資料
| 型號： | CAT1024RD2I-45TE13 |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
| 封裝： | 3 X 4.90 MM, 0.80 MM HEIGHT, MO-229, TDFN-8 |
| 文件頁數： | 2/17頁 |
| 文件大?。?/td> | 110K |
| 代理商： | CAT1024RD2I-45TE13 |
10
CAT1024, CAT1025
Preliminary Information
Doc. No. 3008, Rev. I
ACKNOWLEDGE
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT1024/25 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each 8-
bit byte.
When the CAT1024/25 begins a READ mode it transmits
8 bits of data, releases the SDA line and monitors the
line for an acknowledge. Once it receives this
acknowledge, the CAT1024/25 will continue to transmit
data. If no acknowledge is sent by the Master, the device
terminates data transmission and waits for a STOP
condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/
W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends a 8-bit
address that is to be written into the address pointers of
the device. After receiving another acknowledge from the
Slave, the Master device transmits the data to be written
into the addressed memory location. The CAT1024/25
acknowledges once more and the Master generates the
STOP condition. At this time, the device begins an
internal programming cycle to non-volatile memory. While
the cycle is in progress, the device will not respond to any
request from the Master device.
Figure 7. Slave Address Bits
CAT
Default Configuration
1
010
0
R/W
START BIT
SDA
STOP BIT
SCL
Figure 5. Start/Stop Timing
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 6. Acknowledge Timing
相關PDF資料 |
PDF描述 |
|---|---|
| CAT130041SWI-GT3 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT150089RWI-GT3 | 8K X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT150169RWI-GT3 | 16K X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT1641UI-45TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641JI-25 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CAT1024RD4E-25TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024RD4E-28TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024RD4E-30TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024RD4E-42TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024RD4E-45TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復。