- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5363 > CA3140E (Intersil)IC OPAMP DUAL BIMOS 4.5MHZ 8-DIP PDF資料下載
參數(shù)資料
| 型號： | CA3140E |
| 廠商： | Intersil |
| 文件頁數(shù)： | 22/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP DUAL BIMOS 4.5MHZ 8-DIP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 放大器類型： | 通用 |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 9 V/µs |
| 增益帶寬積： | 4.5MHz |
| 電流 - 輸入偏壓： | 10pA |
| 電壓 - 輸入偏移： | 5000µV |
| 電流 - 電源： | 4mA |
| 電流 - 輸出 / 通道： | 40mA |
| 電壓 - 電源，單路/雙路(±)： | 4 V ~ 36 V，±2 V ~ 18 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 其它名稱： | CA3140 |
8
FN957.10
July 11, 2005
Bandwidth and Slew Rate
For those cases where bandwidth reduction is desired, for
example, broadband noise reduction, an external capacitor
connected between Terminals 1 and 8 can reduce the open
loop -3dB bandwidth. The slew rate will, however, also be
proportionally reduced by using this additional capacitor.
Thus, a 20% reduction in bandwidth by this technique will
also reduce the slew rate by about 20%.
Figure 5 shows the typical settling time required to reach
1mV or 10mV of the final value for various levels of large
signal inputs for the voltage follower and inverting unity gain
amplifiers.
The exceptionally fast settling time characteristics are largely
due to the high combination of high gain and wide bandwidth
of the CA3140; as shown in Figure 6.
Input Circuit Considerations
As mentioned previously, the amplifier inputs can be driven
below the Terminal 4 potential, but a series current limiting
resistor is recommended to limit the maximum input terminal
current to less than 1mA to prevent damage to the input
protection circuitry.
Moreover, some current limiting resistance should be
provided between the inverting input and the output when
FIGURE 4. METHODS OF UTILIZING THE VCE(SAT) SINKING CURRENT CAPABILITY OF THE CA3140 SERIES
3
2
4
CA3140
7
6
LOAD
RL
RS
MT2
MT1
30V
NO LOAD
120VAC
3
2
4
CA3140
7
6
V+
+HV
LOAD
RL
FIGURE 5A. WAVEFORM
FIGURE 5B. TEST CIRCUITS
FIGURE 5. SETTLING TIME vs INPUT VOLTAGE
SETTLING TIME (
s)
0.1
IN
PUT
V
O
L
T
A
G
E
(V)
1.0
10
SUPPLY VOLTAGE: VS = ±15V
TA = 25
oC
1mV
10mV
1mV
10mV
FOLLOWER
INVERTING
LOAD RESISTANCE (RL) = 2k
LOAD CAPACITANCE (CL) = 100pF
10
8
6
4
2
0
-2
-4
-6
-8
-10
10mV
3
2
CA3140
6
SIMULATED
LOAD
4
-15V
0.1
F
5.11k
0.1
F
7
+15V
5k
2k
100pF
5k
INVERTING
SETTLING POINT
200
4.99k
D1
1N914
D2
1N914
2
CA3140
6
SIMULATED
LOAD
4
-15V
0.1
F
0.1
F
7
+15V
2k
100pF
0.05
F
2k
3
10k
FOLLOWER
CA3140, CA3140A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA43AG | TVS ZENER UNIDIR 500W 43V AXIAL |
| CA3130E | IC OPAMP BIMOS SGL 15MHZ 8-DIP |
| SA40ARLG | TVS ZENER UNIDIR 500W 40V AXIAL |
| LTR18EZPF5100 | RES 510 OHM 1/2W 1% 1206 WIDE |
| LTR18EZPF2701 | RES 2.70K OHM 1/2W 1% 1206 WIDE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3140E | 制造商:Intersil Corporation 功能描述:IC OP-AMP SINGLE 8PDIP |
| CA3140E/TEST/ABB | 制造商:Intersil Corporation 功能描述:- Rail/Tube |
| CA3140ES2357 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CA3140EX | 制造商:Rochester Electronics LLC 功能描述:BIMOS OP AMP MOSFET IN/BIP OUT BURN-IN 8 PDIP COM - Bulk |
| CA3140EZ | 功能描述:運(yùn)算放大器 - 運(yùn)放 W/ANNEAL OPAMP 4.5MH ZLWBIAS0.04NA8PDIPML RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。