- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9827JT Up to 5A ULDO linear regulator PDF資料下載
參數(shù)資料
| 型號(hào)： | C9827JT |
| 英文描述： | Up to 5A ULDO linear regulator |
| 中文描述： | CPU系統(tǒng)時(shí)鐘發(fā)生器|采用TSSOP | 56PIN |塑料 |
| 文件頁(yè)數(shù)： | 5/25頁(yè) |
| 文件大小： | 170K |
| 代理商： | C9827JT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
C9827J
High Performance Pentium 4 Clock Synthesizer
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07107 Rev. **
5/24/2001
Page 5 of 25
Byte 4: DRCG Control Register
(all bits are read and write functional)
Bit
7
@Pup
0
Pin#
-
Description
SS2 Spread Spectrum control bit
(0=down spread, 1=Center spread)
Reserved
3V66_0 Output Enabled
1 = enabled, 0 = disabled
3V66_1/VCH Output Enable
1 = enabled, 0 = disabled
3V66_5 Output Enable
1 = enabled, 0 = disabled
66B2/3V66_4 Output Enabled
1 = enabled, 0 = disabled
66B1/3V66_3 Output Enabled
1 = enabled, 0 = disabled
66B0/3V66_2 Output Enabled
1 = enabled, 0 = disabled
6
5
0
1
-
33
4
1
35
3
1
24
2
1
23
1
1
22
0
1
21
Byte 6: Silicon Signature Register
(all bits are read only)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
1
1
Pin#
-
-
-
-
-
-
-
-
Description
Vendor Code
011 = IMI
Note:
When writing to this register the device will acknowledge the
write operation, but the data itself will be ignored.
Byte 8: Dial-a-Frequency Control Register N
(all bits are read and write functional)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Pin#
0
0
0
0
0
0
0
0
Description
N7, MSB
N6
N5
N4
N3
N2
N3
N0, LSB
66IN to 66M Delay Control Table
Byte5
Bit5
Bit4
0
0
1
1
Delay (ns)
0
1
0
1
4.29
4.43
3.95 (default)
3.95
Byte 5: Clock control register
(all bits are read and write functional)
Bit
7
6
5
4
3
2
@Pup
0
1
0
0
0
0
Pin#
-
-
-
-
-
-
Description
SS1 Spread Spectrum control bit
SS0 Spread Spectrum control bit
66IN to 66M delay Control MSB, See table
66IN to 66M delay Control LSB, See table
Reserved
48MDOT edge rate control. When set to 1,
the edge is slowed by 15%.
Reserved
USB edge rate control. When set to 1, the
edge is slowed by 15%
1
0
0
0
-
-
Byte 7: Watch Dog Time Stamp Register
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Pin#
-
-
-
-
-
-
-
-
Description
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Byte 9: Dial-a-Frequency Control Register R
(all bits are read and write functional)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Pin#
-
-
-
-
-
-
-
-
Description
R6 MSB
R5
R4
R3
R2
R1
R0, LSB
R and N register load gate 0=gate closed
(data is latched), 1=gate open (data is
loading from SMBus registers into R and
N)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9827JY | Up to 5A ULDO linear regulator |
| C9832HT | Up to 5A ULDO linear regulator |
| C9832HY | N-CHANNEL 60V - 0.014 Ohm - 60A TO-220/TO220FP STRIPFET POWER MOSFET |
| C9860-21 | 3 BAND EQUALIZER AUDIO PROCESSOR WITH SUBWOOFER CONTROL |
| C9860-22 | QUAD 2 CHANNEL MULTIPLEXER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9827JY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C982P | 制造商:PERKINELMER 制造商全稱:PerkinElmer Optoelectronics 功能描述:CHANNEL PHOTO MULTIPLIER |
| C983 | 制造商:PERKINELMER 制造商全稱:PerkinElmer Optoelectronics 功能描述:CHANNEL PHOTO MULTIPLIER |
| C9832HT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|TSSOP|56PIN|PLASTIC |
| C9832HY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。