參數(shù)資料
型號: C8051F019-GQ
廠商: Silicon Laboratories Inc
文件頁數(shù): 129/154頁
文件大?。?/td> 0K
描述: IC 8051 MCU 16K FLASH 48TQFP
產(chǎn)品培訓模塊: Serial Communication Overview
標準包裝: 250
系列: C8051F018
核心處理器: 8051
芯體尺寸: 8-位
速度: 25MHz
連通性: SMBus(2 線/I²C),SPI,UART/USART
外圍設備: 欠壓檢測/復位,POR,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 16
程序存儲器容量: 16KB(16K x 8)
程序存儲器類型: 閃存
RAM 容量: 1.25K x 8
電壓 - 電源 (Vcc/Vdd): 2.8 V ~ 3.6 V
數(shù)據(jù)轉換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 48-TQFP
包裝: 托盤
其它名稱: 336-1198
C8051F018
C8051F019
11.1.
Power-on Reset
The C8051F018/9 incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above
the VRST level during power-up. (See Figure 11.2 for timing diagram, and refer to Table 11.1 for the Electrical
Characteristics of the power supply monitor circuit.) The /RST pin is asserted (low) until the end of the 100ms
VDD Monitor timeout in order to allow the VDD supply to become stable.
On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset
flags in the RSTSRC Register are indeterminate. PORSF is cleared by a reset from any other source. Since all
resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to
determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be
undefined after a power-on reset.
11.2.
Software Forced Reset
Writing a 1 to the PORSF bit forces a Power-On Reset as described in Section 11.1.
Figure 11.2. VDD Monitor Timing Diagram
/RST
t
vol
ts
1.0
2.0
Logic HIGH
Logic LOW
100ms
V
D
2.80
2.40
V
RST
11.3.
Power-fail Reset
When a power-down transition or power irregularity causes VDD to drop below VRST, the power supply monitor
will drive the /RST pin low and return the CIP-51 to the reset state (see Figure 11.2). When VDD returns to a level
above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset. Note that even
though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD
dropped below the level required for data retention. If the PORSF flag is set, the data may no longer be valid.
Rev. 1.2
76
相關PDF資料
PDF描述
VE-2TH-IY-F2 CONVERTER MOD DC/DC 52V 50W
VI-212-CV-B1 CONVERTER MOD DC/DC 15V 150W
PS391EPE IC SWITCH QUAD SPST 16DIP
VE-B51-IY-F3 CONVERTER MOD DC/DC 12V 50W
NLAS4051DR2 IC MUX/DEMUX 8X1 16SOIC
相關代理商/技術參數(shù)
參數(shù)描述
C8051F019-GQR 功能描述:8位微控制器 -MCU 16KB 10ADC 48Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
C8051F019R 功能描述:8位微控制器 -MCU C+-10Bit/48Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
C8051F020 功能描述:8位微控制器 -MCU 16KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
C8051F020DK 功能描述:開發(fā)板和工具包 - 8051 Dev Kit - C8051F020 21 22 23 MCUs RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F020DK-A 功能描述:DEV KIT FOR F020/F021/F022/F023 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035