- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256174 > BX80532KC2000E (INTEL CORP) 2000 MHz, MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | BX80532KC2000E |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2000 MHz, MICROPROCESSOR |
| 文件頁數(shù)： | 114/132頁 |
| 文件大?。?/td> | 2316K |
| 代理商： | BX80532KC2000E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當(dāng)前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
Features
6-8
Intel Xeon Processor MP with up to 2MB L3 Cache
6.4.2
Scratch EEPROM
Also available in the memory component on the Intel Xeon processor MP on the 0.13 micron
process processor in INT-mPGA package, is an EEPROM which may be used for other data at the
system or processor vendor’s discretion. The data in this EEPROM, once programmed, can be
write-protected by asserting the active-high SM_WP signal. This signal has a weak pull-down
(10 k
) to allow the EEPROM to be programmed in systems with no implementation of this
signal. The Scratch EEPROM resides in the upper half of the memory component (addresses 80 -
FFh). The lower half comprises the Processor Information ROM (address 00 - 7Fh), which is
permanently write protected by Intel.
6.4.3
PIROM and Scratch EEPROM Supported SMBus
Transactions
The Processor Information ROM (PIR) responds to two SMBus packet types: Read Byte and Write
Byte. However, since the PIR is write-protected, it will acknowledge a Write Byte command but
ignore the data. The Scratch EEPROM responds to Read Byte and Write Byte commands. Table 36
diagrams the Read Byte command. Table 37 diagrams the Write Byte command. Following a write
cycle to the scratch ROM, software must allow a minimum of 10 ms before accessing either ROM
of the processor.
In the tables, ‘S’ represents the SMBus start bit, ‘P’ represents a stop bit, ‘R’ represents a read bit,
‘W’ represents a write bit, ‘A’ represents an acknowledge (ACK), and ‘///’ represents a negative
acknowledge (NACK). The shaded bits are transmitted by the Processor Information ROM or
Scratch EEPROM, and the bits that aren’t shaded are transmitted by the SMBus host controller. In
the tables the data addresses indicate 8 bits.The SMBus host controller should transmit 8 bits with
the most significant bit indicating which section of the EEPROM is to be addressed: the Processor
Information ROM (MSB = 0) or the Scratch EEPROM (MSB = 1).
6.4.4
SMBus Thermal Sensor
The Intel Xeon processor MP on the 0.13 micron process processor in INT-mPGA package provide
a SMBus thermal sensor as a means of acquiring thermal data from the processor. The thermal
sensor is composed of control logic, SMBus interface logic, a precision analog-to-digital converter,
and a precision current source. The sensor drives a small current through the p-n junction of a
thermal diode located on the processor core. The forward bias voltage generated across the thermal
diode is sensed and the precision A/D converter derives a single byte of thermal reference data, or
a “thermal byte reading.” The nominal precision of the least significant bit of a thermal byte is 1°C.
Table 36. Read Byte SMBus Packet
S
Slave
Address
Write
A
Command
Code
AS
Slave
Address
Rea
d
A
Data
///
P
17-bits
1
18-bits
11
7-bits
1
8-bits
1
Table 37. Write Byte SMBus Packet
S
Slave
Address
Write
A
Command Code
AData
AP
17-bits
1
18-bits
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61582D0-401W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D0-410Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D0-441Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D0-451L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D0-590Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80532KC2200DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.2GHZ 603-PIN IN - Boxed Product (Development Kits) |
| BX80532KC2400D | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.4GHZ - Boxed Product (Development Kits) |
| BX80532KC2400DU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.4GHZ - Boxed Product (Development Kits) |
| BX80532KC2500E | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.5GHZ - Boxed Product (Development Kits) |
| BX80532KC2600D | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.6GHZ - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。