- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166624 > BUS-65142-420K (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 PDF資料下載
參數(shù)資料
| 型號(hào)： | BUS-65142-420K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
| 封裝： | KOVAR, QIP-78 |
| 文件頁數(shù)： | 15/26頁 |
| 文件大?。?/td> | 247K |
| 代理商： | BUS-65142-420K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
1.870 MAX
(47.5)
1.500
(38)
1.800 (46)
INDEX
DENOTES
PIN 1
2.100 MAX
(53)
1.900 (48)
0.250
MAX
(6.35)
0.100 TYP (2.54)
0.250 ±0.010
(6.35 ±0.25)
PIN NUMBERS FOR
REFERENCE ONLY
1.650
(42)
0.018 ±0.002 DIA TYP
(0.46 ±0.05)
59
20
40
78
60
21
41
1
2
SEE DETAIL "A"
0.050 TYP (1.27)
DETAIL "A"
NOTE: DIMENSIONS ARE IN INCHES (MM).
FIGURE 8. BUS-65142/43 MECHANICAL OUTLINE (STANDARD PRODUCT)
(78-PIN KOVAR QIP)
22
Data Device Corporation
www.ddc-web.com
BU-65142 and BUS-65142 SERIES
U-05/02-0
SSBUSY
58
55
71
Subsystem Busy - input from the subsystem
used to control the busy bit in the status regis-
ter. If LOW when the status word is updated,
the busy bit will be set, if HIGH it will be
cleared. If the busy bit is set in the status reg-
ister, no data will be requested from the sub-
system in response to a transmit command.
On receive commands, data will be transferred
to the subsystem.
SSFLAG
56
53
72
Subsystem Flag-- input from the subsystem
used to control the subsystem flag bit in the
status register. If LOW when the status word
is updated, the subsystem flag will be set; if
HIGH it will be cleared.
FUNC-
TION
78-
Pin
Flat-
Pack
DESCRIPTION
PACKAGE & PIN
82-
Pin
Flat-
Pack
TABLE 6. PIN FUNCTIONS (continued)
78-
Pin
QIP
These pins are not used on this package.
Status Word Enable-- LOW level active output
signal present when the status word is
enabled on the parallel data bus.
N/C
STATEN
1,41,
42,82
44
Low output to the primary side of the coupling
transformer that connects to the A channel of
the 1553 Bus.
TXDATA
A
46
Not connected.
N/C
48
Power supply return connection for the A
channel transceiver.
GND A
50
Input from the HIGH side of the primary side
of the coupling transformer that connects to
the A channel of the 1553 Bus.
RXDA-
TA A
52
Message Error--output signal that goes LOW
and stays LOW whenever there is a format or
word error with the received message over the
1553 Data Bus. Cleared by the next NGBT.
ME
54
_
41
_
78
43
77
45
76
47
75
49
74
73
51
PIN FUNCTION TABLE NOTES(TABLE 6) :
1. TEST 2
This pin provides the output of the BUS-65142 BIT Comparison out-
put. It indicates the loop test results for every word transmitted by
the BUS-65142. A test can be performed by actioning the RTU to
transmit while the test fixture opens the receiver lines to force an
error condition. A logic 1 (high) indicates the loop test passed.
Normally this pin is left open.
2. BUFENA
This pin is typically tied to DTACK, causing the BUS-65142 to drive
the shared data bus only while DTACK is active. If desired BUFENA
can be grounded. The data will remain latched on the data bus pins
for 18s from DTRSB and 3.5s for the last word of a message as
the device’s status word or BIT word is transferred to the BC
(STATEN or BITEN low). Once the STATUS or BIT Word transfer is
complete, the data bus will automatically again contain the last data
word. The BUS-65142 will automatically switch the direction of the
internal buffers during a transmit operation.
3. TEST 1
This test allows the user to force the active channel to transmit indef-
initely, in order to test the built in Watchdog Timer feature of the
BUS-65142. When this pin is grounded and the active channel is
stimulated with a valid transmit command, the BUS-65142 will
respond with a status word and contiguous data (last data word
loaded or STATUS WORD if none is loaded) until the built-in time out
occurs. Normally this pin is left open or an optional pull-up can be
used.
4. PINS 1, 41, 42, 82 for BUS-65144/45 82-pin Flat Pack, FIGURE 9
are not connected (N/C).
5. -VA and -VB are not connected (N/C) for BU-65142X3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BUS-65142-470 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
| BUS-65142-550K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
| BUS-65142-590K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
| BUS-65143-250Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
| BUS-65143-470L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-S802 | 制造商:Fuji Electric 功能描述: |
| BU-S803 | 制造商:Fuji Electric 功能描述: |
| BUS98 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
| BUS98/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SWITCHMODE? Series NPN Silicon Power Transistors |
| BUS98A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。