- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄210355 > BU-65171V5-180Z (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 PDF資料下載
參數(shù)資料
| 型號(hào)： | BU-65171V5-180Z |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70 |
| 封裝： | 1.900 X 1 INCH, 0.150 INCH HEIGHT, LOW PROFILE, CERAMIC, FP-70 |
| 文件頁(yè)數(shù)： | 29/44頁(yè) |
| 文件大?。?/td> | 298K |
| 代理商： | BU-65171V5-180Z |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
35
SIGNAL NAME
PROCESSOR/MEMORY INTERFACE AND CONTROL (15)
DESCRIPTION
TRANSPARENT/
BUFFERED (1)
64
STRBD (1)
4
Strobe Data. Used with SELECT to initiate and control the data transfer cycle between the host processor and the BU-
65170/61580.
SELECT (1)
3
Generally connected to a CPU address decoder output to selsct the BU-65170/61580 for a transfer to/from either RAM or
register. May be tied to STRBD.
MEM/REG (1)
5
Memory/Register. Generally connected to either a CPU address line or address decoder output. Selects between memory
access (MEM/REG = 1 ) or register access (MEM/REG = 0 ).
6
Tri-state control for external addr4ss and data buffers. Generally not needed in the buffered mode. When low, external
buffers should be to allow the host processor access to the BU-65170/61580’s RAM and registers.
67
READYD (0)
66
INT (O)
65
Interrupt request output. If the LEVEL/PULSE interrupt bit (bit 3) of Configuration Register #2 is low, a negative pulse of
approximately 500 ns in width is output on INT. If bit 3 is high, a low level interrupt request output will be asserted on INT.
DTREQ (O)
/16/8 (I)
31
DTGRT (I)
/MSB/LSB (I)
26
32
MEMENA-OUT (O)
28
Memory Enable Output. Asserted low during both host processor and 1553 protocol/memory management memory trans-
fer cycles. Used as a memory chip select (CS) signal for external RAM in the transparent mode.
33
MEMOE (O)/
ADDR_LAT (I)
29
MEMWR (O)
/ZERO_WAIT (I)
30
RD/WR (1)
Used to select between the Transparent/ DMA mode (when strapped to logic 1) and the Buffered mode (when strapped to
logic 0) for the host processor interface.
IOEN (0)
Handshake output to host processor. For a nonzero wait state read access, signals that data ia available to be read onD15
through D0. For a nonzero wait state wrte cycle, sigals the completio of data trnsfer to a register or RAM location In the
buffered zer wait state mode, active high output signal (following the rising edge of STRBD ) used to indicate the latching of
address and data (write only) and that an internal transfer between the address/data latches and the RAM/registers is
on-going.
Data Transfer Grant or Most Significant Byte/Least Significant Byte. In transparent mode, active low input signal asserted,
in response to the DTREQ output, to indicate that access to the processor buses has been granted to the BU-
65170/61580. In 8-bit buffered mode, input signal used to indicate which byte is being transferred (MSB or LSB). The
POLARITY_SEL input controls the logic sense of MSB/LSB. (Note: only the 8-bit buffered mode uses MSB/LSB.) See
description of POLARITY_SEL signal. N/C in 16-bit buffered mode.
DTACK (O)/
POLARITY_SEL (I)
Data Transfer Acknowledge or Polarity Select. In transparent mode, active low output signal used to indicate acceptance of
the processor interface bus in response to a data transfer grant (DTGRT).In 16-bit buffered mode (TRANSPARENT/
BUFFERED = logic 0 and 16/8 = logic 1), input signal used to control the logic sense of the RD/WR signal. When POLARI-
TY_SEL is logic 1, RD/WR must be asserted high (logic 1) for a read operation and low (logic 0) for a write operation.
When POLARITY_SEL is logic 0, RD/WR must be asserted low (logic 0) for a read operation and high (logic 1) for a write
operation.In 8-bit buffered mode (TRANSPARENT/BUFFERED = logic 0 and 16/8 = logic 0), input signal used to control
the logic sense of the MSB/LSB signal. When POLARITY_SEL is logic 0, MSB/LSB must be asserted low (logic 0) to indi-
cate the transfer of the least significant byte and high (logic 1) to indicate the transfer of the most significant byte. When
POLARITY_SEL is logic 1, MSB/LSB must be asserted high (logic 1) to indicate the transfer of the least significant byte
and low (logic 0) to indicate the transfer of the most significant byte.
MEMENA-IN (I)
/TRIGGER_SEL (I)
Memory Enable Input or Trigger Select. In transparent mode, MEMENA-IN is an active low Chip Select (CS) input to the 4K
x 16 of internal shared RAM. When only using internal RAM, connect directly to MEMENA-OUT.In 8-bit buffered mode, the
input signal (TRIGGER_SEL) indicates the order of byte pairs transfer to or from the BU-65170/61580 by the host proces-
sor. This signal has no operation (can be N/C) in the 16-bit buffered mode.In the 8-bit buffered mode, TRIGGER_SEL
should be asserted high (logic 1) if the byte order for both read operations and write operations is MSB followed by LSB.
TRIGGER_SEL should be asserted low (logic 0) if the byte order for both read operations and write operations is LSB fol-
lowed by MSB.
Memory Output Enable or Address Latch. In transparent mode, MEMOE output will be used to enable data outputs for
external RAM read cycles (normally connected to the OE signal on external RAM chips). In buffered mode, ADDR_LAT
input will be used to configure the internal address latches in latched mode (when low) or transparent mode (when high).
Memory Write or Zero Wait State. In trans-parent mode, active low output signal (MEMWR ) will be asserted low during
memory write transfers to strobe data into internal or external RAM (normally connected to the WR signal on external RAM
chips). In buffered mode, input signal (ZERO_WAIT) will be used to select between the zero wait mode (ZERO_WAIT =
logic 0) and the nonzero wait mode (ZERO_WAIT = logic 1).
TABLE 36. SIGNAL DESCRIPTIONS FOR BU-65170/61571, BU-61580/61585, BU-61586
(G, S or V PACKAGE)
Data Transfer Request or 16-bit/8-bit Transfer Mode Select. In transparent mode, active low output signal used to request
access to the processor interface bus (address,data, and control buses). In buffered mode, input signal used to select
between the 16-bit data transfer mode (16/8 = logic 1) and the 8 bit data transfer mode (16/8 = logic 0).
PIN
(TABLE 36 CONTINUES ON THE NEXT PAGE.)
Read/Write. For host processor access, selects either reading or writing. In the 16-bit buffered mode, if polarity select is
logic ), then RD/WR is low (logic 0 ) for read accesses and high (logic 1 ) for write accesses. If polarity select is logic 1 or
the configuration of the interface is a mode other than 16-bit buffered mode, then RD/WR is high (logic 1 ) for read access-
es and low (logic 0 ) for write accesses.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-65178F0-120K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-65178F0-180Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-65178F0-190 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-65178F3-122S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-65178G0-170Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-65-2 | 功能描述:測(cè)試電夾 ALLIGATOR CLIP RED RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black |
| BU65-2 | 制造商:MUELLER ELECTRIC CO. 功能描述: 制造商:Mueller Electric Company 功能描述: |
| BU-652-0 | 功能描述:測(cè)試電夾 Black Small Safety A RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black |
| BU6520KV | 制造商:ROHM 制造商全稱:Rohm 功能描述:Video Encoders built-in Image Correction |
| BU6520KV_10 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Video Encoders built-in Image Correction |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。