參數(shù)資料
型號(hào): BU-65171V1-190Y
廠商: DATA DEVICE CORP
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
封裝: 1.900 X 1 INCH, 0.150 INCH HEIGHT, LOW PROFILE, CERAMIC, FP-70
文件頁(yè)數(shù): 26/44頁(yè)
文件大?。?/td> 298K
代理商: BU-65171V1-190Y
32
FIGURE 17. ADDRESS LATCH TIMING
SELECT
MSB/LSB
MEM/REG
(1)
(2)
(3)
(4)
(5)
(1)
(2)
(3)
(4)
t4
t5
A15-A0
ADDR_LAT
SELECT
MSB/LSB
MEM/REG
A15-A0
INPUT
SIGNALS
INTERNAL
VALUES
t1
t3
t2
TABLE FOR FIGURE 17. ADDRESS LATCH TIMING
REF
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
ADDR_LAT pulse width
20
ns
t2
ADDR_LAT high delay to internal signals valid
10
ns
t3
Propagation delay from external input signals to internal signals valid
10
ns
t5
t4
Input hold time following falling edge of ADDR_LAT
Input setup time prior to falling edge of ADDR_LAT
20
10
ns
Notes for FIGURE 17 and associated table.
1. Applicable to buffered mode only. Address SELECT AND MEM/REG latches are always transparent in the transparent mode of operation.
2. Latches are transparent when ADDR_LAT is high. Internal values do not update when ADDR_LAT is low.
3. MSB/LSB input signal is applicable to 8-bit mode only (16/8 input = logic “0”). MSB/LSB input is a “don’t care” for 16-bit operation.
相關(guān)PDF資料
PDF描述
BU-65171V3-122S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-65171V3-122W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-65171V3-162S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-65171V5-170Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-65171V5-180Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU65171V3100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171V3110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171V3120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU65171V3300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
BU-65-2 功能描述:測(cè)試電夾 ALLIGATOR CLIP RED RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black