- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256383 > BU-65142D3-350Z (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 PDF資料下載
參數(shù)資料
| 型號： | BU-65142D3-350Z |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| 封裝： | CERAMIC, QIP-78 |
| 文件頁數(shù)： | 7/26頁 |
| 文件大?。?/td> | 247K |
| 代理商： | BU-65142D3-350Z |
15
Data Device Corporation
www.ddc-web.com
BU-65142 and BUS-65142 SERIES
U-05/02-0
DATA 151413121110 9 8 7 6 5 4 3 2 1 0 P DATA 15 1413 12 1110 9 8 7 6 5 4 3 2 1 0 P
STATUS15 141312 1110 9 8 7 6 5 4 3 2 1 0 P
4-12s RECEIVING AT RESPONSE TIME
4.7±.3s
1.1±.2s
225-275ns
475-550ns
DTGRT
IS RECOGNIZED
DATA TRANSFER
STARTS, SUBSYSTEM
SHOULD BE DRIVING
THE DATA BUS
INTERNAL DATA
BUFFERS ARE NOW
INPUTS
1st DATA WORD
TRANSFER
SUBSYSTEM DATA
MUST BE VALID
ENCODER REGISTERS
AVAILABLE FOR NEXT
WORD RTU
REQUESTS DATA BUS
FOR 2nd DATA WORD
TRANSFER
INTERNAL DATA
BUFFERS ARE NOW
INPUTS
2nd DATA WORD
TRANSFER
SUBSYSTEM DATA
MUST BE VALID
50ns min
DTGRT
IS RECOGNIZED
DATA TRANSFER
STARTS, SUBSYSTEM
SHOULD BE DRIVING
THE DATA BUS
225-275ns
475-550ns
100ns max
note 6
CURRENT WORD COUNT=00001
100-150ns
300ns max
s max
9.35s max
300ns max
100-150ns
CURRENT WORD COUNT=00010
100ns max
note 6
2. EACH WORD IS DRIVEN FOR
18-19S ON D15-D0.
IF BUF ENA IS ACTIVE THE LAST WORD IS AVAILABLE FOR 3.5-4S SINCE THE STATUS WORD MUST BE SUPPORTED.
3. DATA BUS IS SHOWN WITH BUF ENA CONNECTED TO DTACK (SEE PIN FUNCTION TABLE, PIN 67)
4. THE MAXIMUM RESPONSE TIME FROM DTREQ TO DTGRT TO GUARANTEE A SUCCESSFUL TRANSFER IS 2.1S FROM THE COMMAND WORD
AND 9.35S FROM THE DATA TRANSFER FROM THE SUBSYSTEM. THE POSITION OF DTACK WILL VARY DEPENDING ON WHEN DGRT IS ISSUED.
THE TIME WILL BE 100nS MIN TO 150nS FROM DTREQ.
5. RTFAIL IS CLEARED WHEN THE STATUS WORD IS TRANSMITTED. ONCE SET, FLAG WILL REMAIN SET FOR THE ENTIRE MESSAGE.
THE INCMD FALLING EDGE CAN BE USED TO LATCH RTFAIL STATUS.
6. 100nS MIN REPRESENTS SETUP TIME FOR VALID DATA BEFORE DTSTR GOES LOW FOR A WRITE CYCLE.
A READ CYCLE REQUIRES VALID DATA 150nS MAX AFTER DTACK GOES LOW.
1. LEGEND
DON'T CARE
DATA BUS UNDEFINED
REPRESENTS THE SEQUENCE OF EVENTS IF THE COMMAND WAS BROADCAST.
NOTE: NO STATUS WOULD BE TRANSMITTED ON 1553 BUS.
NOTES
相關PDF資料 |
PDF描述 |
|---|---|
| BU-65142D3-380Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-65142D3-430L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-65142D3-480K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-65142D3-800W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-65142D3-840Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BU65170G0-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-120 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| BU65170G0-300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。