
Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
79
Figure 15 shows the specific case of memory reads from the PCI-ACE interface
registers at BAR1 800h-81Ch. Note that these registers are accessed quickly and
without the Delayed Read Request mechanism required by reads from the other
memory locations (see next section).
1
2
3
4
5
6
7
PCI memory read from PCI-ACE interface register space (BAR1 800-81Ch)
ADRS
DATA
BYTE ENABLES
6h
0ns
50ns
100ns
150ns
I
PCICLK
IO
AD
I
C/BE[3:0]#
I
FRAME#
I
IRDY#
O
TRDY#
O
STOP#
O
DEVSEL#
Figure 15 PCI read of PCI-ACE IF registers (BAR1 800-81Ch)