Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
72
MISCELLANEOUS
1553 CLOCK INPUT
The PCI Enhanced Mini-ACE decoder is capable of operating from a 10, 12, 16,
or 20 MHz clock input. The clock frequency may be specified by means of the
host processor writing to Configuration Register #6.
ENCODER/DECODERS
For the selected clock frequency, there is internal logic to derive the necessary
clocks for the Manchester encoder and decoders. For all clock frequencies, the
decoders sample the receiver outputs on both edges of the input clock. By in
effect doubling the decoders’ sampling frequency, this serves to widen the
tolerance to zero-crossing distortion, and reduce the bit error rate.
TIME TAG
The PCI Enhanced Mini-ACE includes an internal read/writable Time Tag
Register.
This register is a CPU read/writable 16-bit counter with a
programmable resolution of either 2, 4, 8, 16, 32, or 64
s per LSB. Another
option allows software controlled incrementing of the Time Tag Register. This
supports self-test for the Time Tag Register. For each message processed, the
value of the Time Tag Register is loaded into the second location of the
respective descriptor stack entry (“TIME TAG WORD”) for BC/RT/MT modes.
The functionality of the Time Tag Register is compatible with ACE/Mini-ACE
(Plus) includes: the capability to issue an interrupt request and set a bit in the
Interrupt Status Register when the Time Tag Register rolls over FFFF to 0000;
for RT mode, the capability to automatically clear the Time Tag Register
following reception of a Synchronize (without data) mode command, or to load
the Time Tag Register following a Synchronize (with data) mode command.
Additional time tag features supported by the PCI Enhanced Mini-ACE include
the capability for the BC to transmit the contents of the Time Tag Register as the
data word for a Synchronize (with data) mode command; the capability for the
RT to “filter” the data word for the Synchronize with data mode command, by
only loading the Time Tag Register if the LSB of the received data word is “0”; an
instruction enabling the BC Message Sequence Control engine to autonomously
load the Time Tag Register with a specified value; and an instruction enabling
the BC Message Sequence Control engine to write the value of the Time Tag
Register to the General Purpose Queue.
INTERRUPTS
The PCI Enhanced Mini-ACE series terminals provide many programmable
options for interrupt generation and handling. The interrupt output pin (INT*) has
two software programmable mode of operation: a level output cleared under
software control, or a level output automatically cleared following a read of the
Interrupt Status Register (#1 or #2).