
Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
15
PCI Status register This register records status information for PCI bus related
events. Reads to this register behave normally, but writes can only reset bits. A
bit is reset whenever the register is written and the data in the corresponding bit
location is a 1.
Table 6. PCI Status Register
BIT
DESCRIPTION
31
Detected Parity Error
30
Signaled System Error
29:28
0
27
Signaled Target Abort
26:25
DEVSEL# Timing = 01 (medium)
24
0
23
Fast Back-to-Back Capable = 1
22:21
0
20:16
Reserved, 0s
Detected Parity Error: This bit will be set by the device whenever it detects a
parity error, even if the Parity Error Control bit in the PCI Control register is 0b.
Signaled System Error: This bit indicates when the device has asserted
SERR#. The value after RST# is 0b.
Signaled Target Abort: This bit is set whenever the device terminates a
transaction with a Target-Abort. The value after RST# is 0b.
DEVSEL# Timing: The PCI enhanced mini-ACE is 01b, medium.
Fast Back-to-Back Capable: This bit is set to 1b and indicates that the device is
capable of accepting fast back-to-back transactions.
Reserved: These bits are read-only and return zeroes when read.
Subsystem Vendor ID/Subsystem Device ID field is an alias of the Vendor
ID/Device ID fields in Configuration Register 00h.
Base Address Registers are used to implement ACE memory space (BAR0)
and ACE register space (BAR1). Base Address Registers 2 through 5 are not
used.