Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
10
INTRODUCTION
The BU-62743 RT, and BU-62843/62864 BC/RT/MT PCI Enhanced Mini-ACE
family of MIL-STD-1553 terminals comprise a complete integrated interface
between a PCI host processor and a MIL-STD-1553 bus. All members of the PCI
Enhanced Mini-ACE family are packaged in the same 1.0 square inch flatpack
package. The PCI Enhanced Mini-ACE hybrids provide footprint and software
compatibility with the Enhanced Mini-ACE, Mini-ACE (Plus) terminals, as well as
software compatibility with the older ACE series.
The PCI Enhanced Mini-ACE provides complete multiprotocol support of
MIL-STD-1553A/B/McAir and STANAG 3838. All versions integrate dual
transceiver; along with protocol, host interface, memory management logic; and
a minimum of 4K words of RAM. In addition, the BU-62864 BC/RT/MT terminals
include 64K words of internal RAM, with built-in parity checking.
The PCI Enhanced Mini-ACEs include a 5V, voltage source transceiver for
improved line driving capability, with options for MIL-STD-1760 and McAir
compatibility. To provide further flexibility, the PCI Enhanced Mini-ACE may
operate with a choice of 10, 12, 16, or 20 MHz clock inputs.
The PCI Enhanced Mini-ACEs are fully compliant targets, as defined by the PCI
Local Bus Specification Revision 2.2, using a 32 bit interface that operates at
clock speeds of up to 33 Mhz, from a 3.3V bus. The interface supports PCI
interrupts and contains a FIFO that handles PCI burst write transfer cycles. The
FIFO is deep enough to accept an entire 1553 message. The PCI interface is
NOT 5V tolerant and can not be used in a 5V PCI signaling environment. The
PCI interface is powered by 3.3V.
The 64K RAM, in the 64K version, is powered by 5V.
One of the new salient features of the PCI Enhanced Mini-ACE is its Enhanced
Bus Controller architecture. The Enhanced BC’s highly autonomous message
sequence control engine provides a means for offloading the host processor for
implementing multi-frame message scheduling, message retry schemes, data
double buffering, and asynchronous message insertion. For the purpose of
performing messaging to the host processor, the Enhanced BC mode includes a
General Purpose Queue, along with user-defined interrupts.
The PCI Enhanced Mini-ACE RT offers the choice of single and and circular
buffering for individual subaddresses. New enhancements to the RT architecture
include
a
global
circular
buffering option
for
multiple
(or
all)
receive
subaddresses, a 50% rollover interrupt for circular buffers, an interrupt status
queue for logging up to 32 interrupt events, and an option to automatically
initialize to RT mode with the Busy bit set. The interrupt status queue and 50%
rollover interrupt features are also included as improvements to the PCI
Enhanced Mini-ACE’s Monitor architecture.