<small id="215x7"><fieldset id="215x7"></fieldset></small>
<pre id="215x7"><td id="215x7"></td></pre>
<ins id="215x7"><small id="215x7"></small></ins>
  • <thead id="215x7"><rp id="215x7"></rp></thead>
    <thead id="215x7"><ul id="215x7"></ul></thead>
  •         
    
    
    參數(shù)資料
    型號: BU-61864F4-192Q
    廠商: DATA DEVICE CORP
    元件分類: 微控制器/微處理器
    英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
    封裝: 1 X 1 INCH, 0.155 INCH HEIGHT, FP-72
    文件頁數(shù): 37/56頁
    文件大小: 321K
    代理商: BU-61864F4-192Q
    42
    SIGNAL NAME
    PIN
    DESCRIPTION
    TX/RX-A (I/O)
    5
    TX/RX-A (I/O)
    7
    TX/RX-B (I/O)
    13
    TX/RX-B (I/O)
    16
    Analog Transmit/Receive Input/Outputs. Connect directly to 1553 isolation transformers.
    1553 ISOLATION TRANSFORMER INTERFACE (4)
    TABLE 47. SIGNAL DESCRIPTIONS BY FUNCTIONAL GROUPS
    16-bit bi-directional data bus. This bus interfaces the host processor to the Enhanced Mini-ACE's internal registers and
    internal RAM. In addition, in transparent mode, this bus allows data transfers to take place between the internal proto-
    col/memory management logic and up to 64K x 16 of external RAM. Most of the time, the outputs for D15 through D0 are
    in the high impedance state. They drive outward in the buffered or transparent mode when the host CPU reads the inter-
    nal RAM or registers.
    Also, in the transparent mode, D15-D0 will drive outward (towards the host) when the protocol/management logic is
    accessing (either reading or writing) internal RAM, or writing to external RAM. In the transparent mode, D15-D0 drives
    inward when the CPU writes internal registers or RAM, or when the protocol/memory management logic reads external
    RAM.
    42
    D10
    D0 (LSB)
    38
    D1
    43
    D2
    44
    D3
    D4
    39
    45
    D5
    36
    D6
    47
    D7
    46
    D8
    51
    54
    D9
    52
    D11
    49
    D12
    DATA BUS (16)
    48
    D13
    50
    D14
    53
    D15 (MSB)
    DESCRIPTION
    PIN
    SIGNAL NAME
    +5V Vcc CH A
    PIN
    SIGNAL NAME
    72
    Channel A transceiver power.
    +5V Vcc CH B
    20
    Channel B transceiver power.
    +5V / +3.3V Logic
    37
    Logic power. For BU-61864/61843/61743, this pin must be connected to +3.3V.
    For BU-61865/61845/61745, this pin must be connected to +5V.
    +5V RAM
    26
    For BU-61864 or BU-61865, this pin must be connected to +5V.
    Note that for BU-6184X/6174X, this pin assumes the function UPADDREN.
    GROUND
    17
    Ground.
    18
    19
    65
    POWER AND GROUND
    PIN
    72
    20
    37
    -
    17
    18
    19
    65
    67
    DESCRIPTION
    BU-61864(5)
    (64K RAM)
    BU-61843(5) /
    61743(5)
    (4KK RAM)
    相關(guān)PDF資料
    PDF描述
    BU-61864G3-132K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
    BU-61864G3-180 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
    BU-61864G3-190W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
    BU-61864G4-112W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72
    BU-61864G4-130W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    BU-61864G3-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
    BU-61864G3-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
    BU-61864G4-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
    BU-61864G4-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
    BU-61864G4-200 制造商:DDC 功能描述:MIL-STD-1553/ARINC BUS CONTROLLER/RTU, 72 Pin, QFP