- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256277 > BU-61845F4-820Z (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF資料下載
參數(shù)資料
| 型號： | BU-61845F4-820Z |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| 封裝： | 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72 |
| 文件頁數(shù)： | 31/60頁 |
| 文件大?。?/td> | 457K |
| 代理商： | BU-61845F4-820Z |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
37
Data Device Corporation
www.ddc-web.com
BU-6174X/6184X/6186X
F-10/02-300
2, 6
3, 4, 5, 7
6
2
2, 6
7, 8
6, 9
3, 4, 5, 7
6
6, 9
7, 8, 9
3, 4, 5, 7
6
3, 4, 5, 7
2, 6
MAX
TYP
MIN
UNITS
MAX
TYP
MIN
DESCRIPTION
REF
4.4
155
555
655
138
430
2.8
3.7
35
27
62
45
61
44
40
0
40
0
40
∞
40
0
25
355
35
165
150
135
265
250
235
205
187.5
170
30
23
11
315
300
285
30
15
40
12
16
10
2.2
105
15
NOTES
2, 9
2, 6
117
s
7.2
(contended access, with ENHANCED CPU ACCESS = “0” @ 10 MHz)
ns
150
(uncontended access @ 10 MHz)
ns
550
(contended access, with ENHANCED CPU ACCESS = “1” @ 12 MHz)
ns
650
(contended access, with ENHANCED CPU ACCESS = “1” @ 10 MHz)
ns
133
(uncontended access @ 12 MHz)
ns
425
(contended access, with ENHANCED CPU ACCESS = “1” s @ 16 MHz)
s
4.6
(contended access, with ENHANCED CPU ACCESS = “0” @ 16 MHz)
s
6.0
(contended access, with ENHANCED CPU ACCESS = “0” @ 12 MHz)
ns
40
@ 10 MHz
t3
t4
ns
32
@ 12 MHz
ns
67
@ 10 MHz
ns
50
@ 12 MHz
ns
71
@ 10 MHz
ns
54
@ 12 MHz
ns
40
CLOCK IN rising edge delay to output data valid
t19
ns
0
STRBD high hold time from READYD rising
t18
ns
40
STRBD rising delay to output data tri-state
t17
ns
0
Output Data hold time following STRBD rising edge
t16
ns
30
STRBD rising edge delay to IOEN rising edge and READYD rising edge
t15
ns
∞
READYD falling to STRBD rising release time
t14
ns
40
CLOCK IN rising edge delay to READYD falling
t13
t12
ns
0
SELECT hold time following IOEN falling
t6
ns
30
@ 16 MHz
ns
350
(contended access, with ENHANCED CPU ACCESS = “1” @ 20 MHz)
ns
30
Address valid setup time prior to CLOCK IN rising edge
t9
ns
165
150
135
IOEN falling delay to READYD falling (@ 20 MHz)
ns
265
250
235
@ 12 MHz
ns
205
187.5
170
@ 16 MHz
ns
30
MEM/REG, RD/WR hold time following CLOCK IN falling edge
t8
ns
33
@ 16 MHz
ns
21
Output Data valid prior to READYD falling (@ 20 MHz)
ns
315
300
285
@ 10 MHz
ns
30
Address hold time following CLOCK IN rising edge
t10
t11
ns
10
MEM/REG, RD/WR setup time prior to CLOCK IN falling edge
t7
ns
40
CLOCK IN rising edge delay to IOEN falling edge
t5
ns
17
Time for Address to become valid following SELECT and STRBD low (@ 20 MHz)
ns
21
@ 16 MHz
ns
15
Time for MEM/REG and RD/WR to become valid following SELECT and STRBD
low(@ 20 MHz)
s
3.6
(contended access, with ENHANCED CPU ACCESS = “0” @ 20 MHz)
ns
100
SELECT and STRBD low to IOEN low (uncontended access @ 20 MHz)
t2
ns
10
SELECT and STRBD low setup time prior to clock rising edge
t1
3.3V LOGIC
5V LOGIC
TABLE FOR FIGURE 13. CPU READING RAM OR REGISTERS
(SHOWN FOR 16-BIT, BUFFERED, NONZERO WAIT MODE)
ns
112
(uncontended access @ 16 MHz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61845F4-870Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G3-382Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G3-432W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G3-470Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G3-492 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61845G3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61845G3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61845G4-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61845G4-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61860B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。