- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256319 > BU-61745G4-192Y (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 PDF資料下載
參數(shù)資料
| 型號： | BU-61745G4-192Y |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| 封裝： | GULL WING, PACKAGE-72 |
| 文件頁數(shù)： | 27/56頁 |
| 文件大?。?/td> | 321K |
| 代理商： | BU-61745G4-192Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
involving the use of single-ended transceivers, it is suggested
that you contact the factory at DDC regarding a transceiverless
version of the Enhanced Mini-ACE.
TIME TAG
The Enhanced Mini-ACE includes an internal read/writable Time
Tag Register. This register is a CPU read/writable 16-bit counter
with a programmable resolution of either 2, 4, 8, 16, 32, or 64 s
per LSB. Another option allows software controlled incrementing
of the Time Tag Register. This supports self-test for the Time Tag
Register. For each message processed, the value of the Time
Tag Register is loaded into the second location of the respective
descriptor stack entry ("TIME TAG WORD") for both the BC and
RT modes.
The functionality involving the Time Tag Register that's compati-
ble with ACE/Mini-ACE (Plus) includes: the capability to issue an
interrupt request and set a bit in the Interrupt Status Register
when the Time Tag Register rolls over FFFF to 0000; for RT
mode, the capability to automatically clear the Time Tag Register
following reception of a Synchronize (without data) mode com-
mand, or to load the Time Tag Register following a Synchronize
(with data) mode command.
Additional time tag features supported by the Enhanced Mini-
ACE include the capability for the BC to transmit the contents of
the Time Tag Register as the data word for a Synchronize (with
data) mode command; the capability for the RT to "filter" the data
word for the Synchronize with data mode command, by only
loading the Time Tag Register if the LSB of the received data
word is "0"; an instruction enabling the BC Message Sequence
Control engine to load the Time Tag Register with a specified
value; and an instruction enabling the BC Message Sequence
Control engine to write the value of the Time Tag Register to the
General Purpose Queue.
INTERRUPTS
The Enhanced Mini-ACE series terminals provide many pro-
grammable options for interrupt generation and handling. The
interrupt output pin (
) has three software programmable
mode of operation: a pulse , a level output cleared under soft-
ware control, or a level output automatically cleared following a
read of the Interrupt Status Register (#1 or #2).
Individual interrupts are enabled by the two Interrupt Mask
Registers. The host processor may determine the cause of the
interrupt by reading the two Interrupt Status Registers, which
provide the current state of interrupt events and conditions. The
Interrupt Status Registers may be updated in two ways. In one
interrupt handling mode, a particular bit in Interrupt Status
Register #1 or #2 will be updated only if the event occurs and the
corresponding bit in Interrupt Mask Register #1 or #2 is enabled.
In the enhanced interrupt handling mode, a particular bit in the
one of the Interrupt Status Registers will be updated if the
event/condition occurs regardless of the value of the corre-
sponding Interrupt Mask Register bit. In either case, the respec-
tive Interrupt Mask Register (#1 or #2) bit is used to enable an
interrupt for a particular event/condition.
INT
33
The Enhanced Mini-ACE supports all the interrupt events from
ACE/Mini-ACE (Plus), including RAM Parity Error, Transmitter
Timeout, BC/RT Command Stack Rollover, MT Command Stack
and Data Stack Rollover, Handshake Error, BC Retry, RT
Address Parity Error, Time Tag Rollover, RT Circular Buffer
Rollover, BC Message, RT Subaddress, BC End-of-Frame,
Format Error, BC Status Set, RT Mode Code, MT Trigger, and
End-of-Message.
For the Enhanced Mini-ACE's Enhanced BC mode, there are
four user-defined interrupt bits. The BC Message Sequence
Control Engine includes an instruction enabling it to issue these
interrupts at any time.
For RT and Monitor modes, the Enhanced Mini-ACE architecture
include an Interrupt Status Queue. This provides a mechanism
for logging messages that result in interrupt requests. Entries to
the Interrupt Status Queue may be filtered such that only valid
and/or invalid messages will result in entries on the queue.
The Enhanced Mini-ACE incorporates additional interrupt condi-
tions beyond ACE/Mini-ACE (Plus), based on the addition of
Interrupt Mask Register #2 and Interrupt Status Register #2. This
is accomplished by chaining the two Interrupt Status Registers
using the INTERRUPT CHAIN BIT (bit 0) in Interrupt Status
Register #2 to indicate that an interrupt has occurred in Interrupt
Status Register #1.
Additional interrupts include "Self-Test
Completed", masking bits for the Enhanced BC Control
Interrupts, 50% Rollover interrupts for RT Command Stack, RT
Circular Buffers, MT Command Stack, and MT Data Stack; BC
Op Code Parity Error, (RT) Illegal Command, (BC) General
Purpose Queue or (RT/MT) Interrupt Status Queue Rollover,
Call Stack Pointer Register Error, BC Trap Op Code, and the four
User-Defined interrupts for the Enhanced BC mode.
BUILT-IN TEST
A salient feature of the Enhanced Mini-ACE is its highly
autonomous self-test capability. This includes both protocol and
RAM self-tests. Either or both of these self-tests may be initiated
by command(s) from the host processor.
The protocol test consists of a toggle test of 95% of the termi-
nal's logic gates. The test includes a comprehensive test of all
registers, Manchester encoder and decoders, transmitter failsafe
timer, and protocol logic. This test is completed in approximately
32,000 clock cycles. That is, about 1.6 ms with a 20 MHz clock,
2.0 ms at 16 MHz, 2.7 ms at 12 MHz, and 3.2 ms at 10 MHz.
There is also a separate built-in test for the Enhanced Mini-
ACE's 4K X 16 or 16K X 16 shared RAM. This test consists of
writing and then reading/verifying the two walking patterns "data
= address" and "data = address inverted". This test takes 10
clock cycles per word. For an Enhanced Mini-ACE with 4K words
of RAM, this is about 2.0 ms with a 20 MHz clock, 2.6 ms at 16
MHz, 3.4 ms at 12 MHz, or 4.1 ms at 10 MHz. For an Enhanced
Mini-ACE with 64K words of RAM, this test takes about 32.8 ms
with a 20 MHz clock, 40.1 ms at 16 MHz, 54.6 ms at 12 MHz, or
65.6 ms at 10 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61843F3-110Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F3-162W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F3-180S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F3-182L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F4-172L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU61800GWL-E2 | 制造商:ROHM Semiconductor 功能描述: |
| BU-61840B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61843 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61843F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61843F3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。