1. <blockquote id="pkcd2"></blockquote>

      <li id="pkcd2"></li>

        <strong id="pkcd2"></strong>
        收藏本站
        • 您好,
          買賣IC網(wǎng)歡迎您。
        • 請(qǐng)登錄
        • 免費(fèi)注冊(cè)
        • 我的買賣
        • 新采購0
        • VIP會(huì)員服務(wù)
        • [北京]010-87982920
        • [深圳]0755-82701186
        • 網(wǎng)站導(dǎo)航
        發(fā)布緊急采購
        • IC現(xiàn)貨
        • IC急購
        • 電子元器件
        VIP會(huì)員服務(wù)
        • 您現(xiàn)在的位置:買賣IC網(wǎng) > PDF目錄255978 > BU-61743G3-640W (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF資料下載
        參數(shù)資料
        型號(hào): BU-61743G3-640W
        廠商: DATA DEVICE CORP
        元件分類: 微控制器/微處理器
        英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        封裝: 25.40 X 25.40 MM, 3.94 MM HEIGHT, CERAMIC, FP-72
        文件頁數(shù): 22/60頁
        文件大?。?/td> 700K
        代理商: BU-61743G3-640W
        第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
        29
        Data Device Corporation
        www.ddc-web.com
        BU-6174X/6184X/6186X
        Rev. C
        RT COMMAND ILLEGALIZATION
        The Enhanced Mini-ACE provides an internal mechanism for RT
        Command Word illegalizing. By means of a 256-word area in
        shared RAM, the host processor may designate that any mes-
        sage be illegalized, based on the command word T/R bit, sub-
        address, and word count/mode code fields. The Enhanced Mini-
        ACE illegalization scheme provides the maximum in flexibility,
        allowing any subset of the 4096 possible combinations of broad-
        cast/own address, T/R bit, subaddress, and word count/mode
        code to be illegalized.
        The address map of the Enhanced Mini-ACE's illegalizing table
        is illustrated in TABLE 41.
        TABLE 41. ILLEGALIZATION TABLE MEMORY MAP
        3FC
        3BE
        37D
        3C2
        381
        33F
        300
        ADDRESS
        Own Addr / Tx, SA 30. WC15-0
        Own Addr / Rx, SA 31. MC15-0
        Brdcst / Tx, SA 30. WC31-16
        Own Addr / Tx, SA 1. WC15-0
        Own Addr / Rx, SA 0. MC31-16
        Brdcst / Rx, SA 31. MC31-16
        Brdcst / Rx, SA 0. MC15-0
        DESCRIPTION
        3FD
        3BF
        37E
        3C3
        382
        340
        301
        Own Addr / Tx, SA 30. WC31-16
        Own Addr / Rx, SA 31. MC31-16
        Brdcst / Tx, SA 31. MC15-0
        Own Addr / Tx, SA 1. WC31-16
        Own Addr / Rx, SA 1. WC15-0
        Brdcst / Tx, SA 0. MC15-0
        Brdcst / RX,SA 0. MC31-16
        3FE
        3C0
        37F
        383
        341
        302
        Own Addr / Tx, SA 31. MC15-0
        Own Addr / Tx, SA 0. MC15-0
        Brdcst / Tx, SA 31. MC31-16
        Own Addr / Rx, SA 1. WC31-16
        Brdcst / Tx, SA 1.MC31-16
        Brdcst / Rx, SA 1. WC15-0
        3FF
        3C1
        380
        342
        303
        Own Addr / Tx, SA 31. MC31-16
        Own Addr / Tx, SA 0. MC31-16
        Own Addr / Rx, SA 0. MC15-0
        Brdcst / Tx, SA 1. WC15-0
        Brdcst / Rx, SA 1. WC31-16
        events/conditions include time tag rollover, RT address parity
        error, RAM parity error, and BIT completed.
        Bit 0 of the interrupt vector (interrupt status) word indicates
        whether the entry is for a message interrupt event (if bit 0 is logic
        "1") or a non-message interrupt event (if bit 0 is logic "0"). It is not
        possible for one entry on the queue to indicate both a message
        interrupt and a non-message interrupt.
        As illustrated in FIGURE 10, for a message interrupt event, the
        parameter word is a pointer. The pointer will reference the first
        word of the RT or MT command stack descriptor (i.e., the Block
        Status Word).
        For a RAM Parity Error non-message interrupt, the parameter
        will be the RAM address where the parity check failed. For the
        RT address Parity Error, Protocol Self-test Complete, and Time
        Tag rollover non-message interrupts, the parameter is not used;
        it will have a value of 0000.
        If enabled, an INTERRUPT STATUS QUEUE ROLLOVER inter-
        rupt will be issued when the value of the queue pointer address
        rolls over at a 64-word address boundary.
        相關(guān)PDF資料
        PDF描述
        BU-61743G3-642K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        BU-61743G3-642L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        BU-61743G3-650S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        BU-61743G3-650 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        BU-61743G3-652K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        BU-61743G4-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
        BU-61743G4-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
        BU-61745 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE?
        BU-61745F3-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
        BU-61745F3-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
        發(fā)布緊急采購,3分鐘左右您將得到回復(fù)。

        采購需求

        (若只采購一條型號(hào),填寫一行即可)

        發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái),查看報(bào)價(jià)

        發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái),查看報(bào)價(jià)

        *型號(hào) *數(shù)量 廠商 批號(hào) 封裝
        添加更多采購

        我的聯(lián)系方式

        *
        *
        *
        • VIP會(huì)員服務(wù) |
        • 廣告服務(wù) |
        • 付款方式 |
        • 聯(lián)系我們 |
        • 招聘銷售 |
        • 免責(zé)條款 |
        • 網(wǎng)站地圖

        感谢您访问我们的网站,您可能还对以下资源感兴趣:

        两性色午夜免费视频