- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄255848 > BU-61705F3-452K (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF資料下載
參數(shù)資料
| 型號： | BU-61705F3-452K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| 封裝： | CERAMIC, QFP-72 |
| 文件頁數(shù)： | 16/54頁 |
| 文件大?。?/td> | 576K |
| 代理商： | BU-61705F3-452K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
23
Data Device Corporation
www.ddc-web.com
BU-61703/61705
D1 web-09/02-0
t1
CLOCK IN rising to DTREQ low
ALL
ns
t2
DTREQ falling to DTGRT low
ALL
s
t4
DTGRT low setup prior to CLOCK IN rising edge
ALL
10
ns
t6
CLOCK IN rising to DTACK low
ALL
ns
t7
Data output valid following CLOCK IN
ALL
ns
t8
DTGRT hold time following DTACK falling
ALL
ns
t10
Data output setup time prior to MEMWR low
t12
MEMWR low pulse width
t13
CLOCK IN rising to MEMWR high
ALL
ns
t15
Data output hold time following CLOCK IN rising
ALL
10
ns
t16
CWC (all but first data word) setup time prior to MEMWR low
20 MHz
10
ns
REF
DESCRIPTION
CLOCK
FREQUENCY
VALUE @5 VOLTS
UNITS
TABLE FOR FIGURE 9. SSRT DMA WRITE (BURST MODE) TIMING
t20
GBR low pulse width
MIN
TYP
MAX
40
10
40
30
16 MHz
23
ns
12 MHz
43
ns
10 MHz
60
ns
t21
INCMD rising following CLOCK IN rising (see Note 3)
ALL
ns
30
20 MHz
10
ns
16 MHz
22
ns
12 MHz
43
ns
10 MHz
60
ns
20 MHz
90
ns
100
16 MHz
115
ns
125
12 MHz
157
ns
167
10 MHz
190
ns
200
20 MHz
40
ns
50
16 MHz
52.5
ns
62.5
12 MHz
73.3
ns
83.3
10 MHz
90
ns
100
t3
CWC setup time prior to MEMWR falling for first word of burst transfer
(see Note 1)
20 MHz
60
ns
16 MHz
85
ns
12 MHz
127
ns
10 MHz
160
ns
t5
DTGRT falling to DTACK low
20 MHz
ns
100
16 MHz
ns
113
12 MHz
ns
133
10 MHz
ns
150
t9
DTACK low pulse width (based on a two data word transfer)
(see Note 2)
20 MHz
290
ns
300
16 MHz
365
ns
375
12 MHz
490
ns
500
10 MHz
590
ns
600
t11
CLOCK IN rising to MEMWR low
ALL
ns
40
t14
Data output and CWC hold time following MEMWR high
20 MHz
20
ns
16 MHz
33
ns
12 MHz
53
ns
10 MHz
70
ns
t17
CLOCK IN rising to DTREQ and DTACK high
ALL
ns
30
t18
Data output signal Tri-State following CLOCK IN rising
ALL
ns
t19
CLOCK IN rising to GBR falling edge
ALL
ns
40
15
10
VALUE @3.3 VOLTS
MIN
TYP
MAX
40
10
40
30
40
23
43
60
40
10
22
43
60
90
100
115
125
157
167
190
200
40
50
52.5
62.5
73.3
90
100
60
85
127
160
105
118
138
155
290
300
365
375
490
500
590
600
40
10
23
43
60
40
NOTES:
(1)
Assume DTGRT is low at the time that DTREQ is asserted low. If not, then this time will increase by the amount of the DTREQ (low) - to - DTGRT (low) delay.
(2)
DTACK pulse width is 3 clock cycles per data word transfer.
(3)
Rising edge of INCMD will immediately follow the rising edge of GBR only for a broadcast message. For a non-broadcast message, the rising edge
of INCMD will occur after the mid-parity crossing of the RT status response. This additional delay time is approximately 96 clock cycles: 9.6 s at
10 MHz, 8 s at 12 MHz, 6.0 s at 16 MHz, or 4.8 s at 20 MHz.
相關PDF資料 |
PDF描述 |
|---|---|
| BU-61705F3-452L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61705F3-452 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61705F3-460L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61705F3-460Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61705F3-460Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61740B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61743 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61743F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61743F3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61743F4-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。