- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166493 > BU-61582D1-410W (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 PDF資料下載
參數(shù)資料
| 型號： | BU-61582D1-410W |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| 封裝： | CERAMIC, DIP-70 |
| 文件頁數(shù)： | 33/48頁 |
| 文件大小： | 378K |
| 代理商： | BU-61582D1-410W |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
39
Data Device Corporation
www.ddc-web.com
BU-61582
G-08/02-250
Memory Write or Zero Wait State. In transparent mode, active low output signal (MEMWR) will be asserted low during memo-
ry write transfers to strobe data into internal or external RAM (normally connected to the WR signal on external RAM chips).
In buffered mode, input signal (ZERO WAIT) will be used to select between the zero wait mode (ZERO WAIT= logic 0) and
the nonzero wait mode (ZERO WAIT = logic 1).
30
MEMWR (O)
/ZERO_WAIT (I)
Memory Output Enable or Address Latch. In transparent mode, MEMEO output will be used to enable data outputs for exter-
nal RAM read cycles (normally connected to the OE signal on external RAM chips). In buffered mode, ADDR_LAT input will
be used to configure the internal address latches in latched mode (when low) or transparent mode (when high).
29
MEMOE (O)/
ADDR_LAT (I)
Memory Enable Input or Trigger Select. In transparent mode, MEMENA_IN is an active low Chip Select (CS) input to the 16K
x 16 of internal shared RAM. When only using internal RAM, connect directly to MEMENA_OUT. In 8-bit buffered mode, the
input signal (TRIGGER_SEL) indicates the order of byte pairs transferred to or from the BU-61582 by the host processor. This
signal has no operation (can be N/C) in the 16-bit buffered mode. In the 8-bit buffered mode, TRIGGER_SEL should be
asserted high (logic 1) if the byte order for both read operations and write operations is MSB followed by LSB. TRIGGER_SEL
should be asserted low (logic 0) if the byte order for both read operations and write operations is LSB followed by MSB.
33
MEMENA-IN (I)
/TRIGGER_SEL (I)
Memory Enable Output. Asserted low during both host processor and 1553 protocol/memory management memory transfer
cycles. Used as a memory chip select (CS) signal for external RAM in the transparent mode.
28
MEMENA-OUT (O)
Data Transfer Acknowledge or Polarity Select. In transparent mode, active low output signal used to indicate acceptance of
the processor interface bus in response to a data transfer grant (DTGR). In 16-bit buffered mode
(TRANSPARENT/BUFFERED = logic 0 and 16/8 = logic 1), input signal used to control the logic sense of the RD/WR sig-
nal.When POLARITY_SEL is logic 1, RD/WR must be asserted high (logic 1) for a read operation and low (logic 0) for a write
operation. When POLARITY_SEL is logic 0, RD/WR must be asserted low (logic 0) for a read operation and high (logic 1) for
a write operation. In 8-bit buffered mode (TRANSPARENT/BUFFERED = logic 0 and 16/8 = logic 0), input signal used to con-
trol the logic sense of the MSB/LSB signal. When POLARITY_SEL is logic 0, MSB/LSB must be asserted low (logic 0) to indi-
cate the transfer of the least significant byte and high (logic 1) to indicate the transfer of the most significant byte. When
POLARITY_SEL is logic 1, MSB/LSB must be asserted high (logic 1) to indicate the transfer of the least significant byte and
low (logic 0) to indicate the transfer of the most significant byte.
32
DTACK (O)/
POLARITY_SEL (I)
Data Transfer Grant or Most Significant Byte/Least Significant Byte. In transparent mode, active low input signal asserted, in
response to the DTREQ output, to indicate that access to the processor buses has been granted to the BU-61582. In 8-bit
buffered mode, input signal used to indicate which byte is being transferred (MSB or LSB). The POLARITY_SEL input con-
trols the logic sense of MSB/LSB. (Note: only the 8-bit buffered mode uses MSB/LSB.) See description of POLARITY_SEL
signal.
26
DTGRT (I)
/MSB/LSB (I)
Data Transfer Request or 16-bit/8-bit Transfer Mode Select. In transparent mode, active low output signal used to request
access to the processor interface bus (address, data, and control buses). In buffered mode, input signal used to select
between the 16-bit data transfer mode (16/8 = logic 1) and the 8 bit data transfer mode (16/8 = logic 0).
31
DTREQ (O)
/16/8 (I)
Interrupt request output. If the LEVEL/PULSE interrupt bit (bit 3) of Configuration Register #2 is low, a negative pulse of
approximately 500 ns in width is output on INT. If bit 3 is high, a low level interrupt request output will be asserted on INT.
65
INT (O)
Handshake output to host processor. For a nonzero wait state read access, signals that data is available to be read on D15
through D0. For a nonzero wait state write cycle, signals the completion of data transfer to a register or RAM location. In the
buffered zero wait state mode, active high output signal (following the rising edge of STRBD used to indicate the latching of
address and data (write only) and that an internal transfer between the address/data latches and the RAM/registers is on-going.
66
READYD (O)
Tri-state control for external address and data buffers. Generally not needed in the buffered mode. When low, external buffers
should be enabled to allow the host processor access to the BU-61582’s RAM and registers.
67
IOEN (O)
Read/Write. For host processor access, selects either reading or writing. In the 16-bit buffered mode, if polarity select is logic
(0), then RD/WR is low (logic 0 ) for read accesses and high (logic 1 ) for write accesses. If polarity select is logic 1 or the
configuration of the interface is a mode other than 16-bit buffered mode, then RD/WR is high (logic 1 ) for read accesses and
low (logic 0 ) for write accesses.
6
RD/WR (I)
Memory/Register. Generally connected to either a CPU address line or address decoder output. Selects between memory
access MEM/REG = 1 (or register access MEM/REG = 0 ).
5
MEM/REG (I)
Generally connected to a CPU address decoder output to select the BU-61582 for a transfer to/from either RAM or register.
May be tied to STRBD
3
SELECT (I)
Strobe Data. Used with SELECT to initiate and control the data transfer cycle between the host processor and the
BU-61582.
4
STRBD (I)
Used to select between the Transparent/ DMA mode (when strapped to logic 1) and the Buffered mode (when strapped to
logic 0) for the host processor interface.
64
TRANSPARENT/
BUFFERED (I)
DESCRIPTION
PIN
SIGNAL NAME
SIGNAL DESCRIPTIONS, PROCESSOR/MEMORY INTERFACE AND CONTROL (15)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61582D1-410Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-410 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-411S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-411Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61582D1-420K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61585 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |ACE |
| BU-61586 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |ACE |
| BU61586V6-300 | 制造商:DDC 功能描述:MIL-STD-1553/ARINC BUS CONTROLLER/RTU, 70 Pin, Flat Pack |
| BU-61588 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MINIATURE ADVANCED COMMUNICATION ENGINE (MINI-ACE) AND MINI-ACE PLUS |
| BU-61588F0 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MINIATURE ADVANCED COMMUNICATION ENGINE (MINI-ACE) AND MINI-ACE PLUS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。