- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄256392 > BU-61581G6-180K (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 PDF資料下載
參數(shù)資料
| 型號(hào)： | BU-61581G6-180K |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| 封裝： | LOW PROFILE, CERAMIC PACKAGE-70 |
| 文件頁(yè)數(shù)： | 14/44頁(yè) |
| 文件大?。?/td> | 298K |
| 代理商： | BU-61581G6-180K |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
READYD low indicates to the host processor that read data is
available on the parallel data bus, or that write data has been
stored. At this time, the CPU should bring the signal STRBD
high, completing the transfer cycle.
Address Latch Timing
FIGURE 17 illustrates the operation and timing of the address
input latches for the buffered interface mode. In the transparent
mode, the address buffers are always transparent. Since the
transparent mode requires the use of external buffers, external
address latches would be required to demultiplex a multiplexed
address bus. In the buffered mode, however, the ACE's internal
address latches may be used to perform the demultiplexing func-
tion.
The ADDR_LAT input signal controls address latch operation.
When ADDR_LAT is high, the outputs of the latch (which drive
the ACE's internal memory bus) track the state of address inputs
A15 – A00. When it is low, the internal memory bus remains
latched at the state of A15 – A00 just prior to the falling edge of
ADDR_LAT.
MISCELLANEOUS
SELF-TEST
The BU-65170/61580 products incorporate several self-test fea-
tures. These features include an on-line wraparound self-test for
all messages in BC and RT modes, an off-line wraparound self-
test for BC mode, and several other internal self-test features.
The BC/RT on-line loop test involves a wraparound test of the
encoder/decoder and transceiver. The BC off-line self-test
involves the encoder/decoder, but not the transceiver. These
tests entail checking the received version of every transmitted
word for validity (sync, encoding, bit count, parity) and checking
the received version of the last transmitted word for a bit-by-bit
comparison with the encoded word. The loopback test also fails
if there is a timeout of the internal transmitter watchdog timer.
Note that the timeout value of the watchdog timer depends on
the mode of operation selected (1553A or 1553B). A failure of the
loop test results in setting a bit in the message's Block Status
Word and, if enabled, will result in an interrupt request. With
appropriate host processor software, the BC off-line test is able
to exercise the parallel and serial data paths, encoder, decoder,
and a substantial portion of the BC protocol and memory man-
agement logic.
There are additional built-in self-test features, that invole the use
of three configuration register bits and the eight test registers.
This allows a test of approximately 99% of the J’ chip's internal
logic. These tests include an encoder test, a decoder test, a reg-
ister test, a protocol test, and a test of the fail-safe (transmitter
timeout) timer.
There is also a test mode. In the test mode, the host processor
can emulate arbitrary activity on the 1553 buses by writing to a
pair of test registers. The test mode can be operated in conjunc-
tion with the Word Monitor mode to facilitate end-to-end self-
tests.
RAM PARITY GENERATION AND CHECKING
The architecture of the J’ monolithic is such that the amount of
buffered RAM may be extended beyond the 4K words of on-chip
J’ RAM. For this off-chip buffered RAM, the J’ chip includes pro-
visions to implement parity generation and checking. Parity gen-
eration and checking provides a mechanism for checking the
data integrity of the internal, buffered memory. Furthermore, 17-
bit, rather than 16-bit, wide buffered RAM would be used. For this
RAM, the J’ chip will generate the 17th bit (parity bit) for all (host
and 1553) write accesses and check the parity bit for all read
accesses. If a parity error occurs, an interrupt request may be
issued, and the corresponding bit in the Interrupt Status Register
would be set. The BU-61585 incorporates an additional 8K x 17
RAM chip.
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61581S1-190 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61581S2-170L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61581S5-180 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61581S6-140Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
| BU-61581S6-190Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61581G6-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61581G6-300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61581S1-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61581S1-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61581S1-120 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。