- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄256003 > BU-61580G0-410Q (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 PDF資料下載
參數(shù)資料
| 型號(hào)： | BU-61580G0-410Q |
| 廠(chǎng)商： | DATA DEVICE CORP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| 封裝： | GULLWING PACKAGE-70 |
| 文件頁(yè)數(shù)： | 9/44頁(yè) |
| 文件大?。?/td> | 563K |
| 代理商： | BU-61580G0-410Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
17
Data Device Corporation
www.ddc-web.com
BU-65170/61580/61585
H1 web-09/02-0
(1) Disable the double buffering for the respective subad-
dress by the Subaddress Control Word. That is, temporarily
switch the subaddress' memory management scheme to the
Single Message mode.
(2) Read the current value of the receive (or broadcast) sub-
address's Lookup Table pointer. This points to the current
“active” Data Word block. By inverting bit 5 of this pointer
value, it is possible to locate the start of the “inactive” Data
Word block. This block will contain the Data Words received
during the most recent valid message to the subaddress.
(3) Read out the words from the “inactive” (most recent)
Data Word Block.
(4) Re-enable the Double Buffering mode for the respective
subaddress by the Subaddress Control Word.
RT INTERRUPTS
As in BC mode, the BU-65170/61580 RT provides many mask-
able interrupts. RT interrupt conditions include End of (every)
Message, Message Error, Selected Subaddress (Subaddress
Control Word) Interrupt, Circular Buffer Rollover, Selected Mode
Code Interrupt, and Stack Rollover.
DESCRIPTOR STACK
At the beginning and end of each message, the BU-
65170/61580 RT stores a four-word message descriptor in the
active area stack. The RT stack size is programmable, with
choices of 256, 512, 1024, and 2048 words. FIGURES 5, 6 and
7 show the four words: Block Status Word, Time Tag Word, Data
Block Pointer, and the 1553 received Command Word. The RT
Block Status Word includes indications of message in-progress
or message complete, bus channel, RT-to-RT transfer and RT-to-
RT transfer errors, message format error, loop test (self-test) fail-
ure, circular buffer rollover, illegal command, and other error con-
ditions. TABLE 22 shows the bit mapping of the RT Block Status
Word.
As in BC mode, the Time Tag Word stores the current contents
of the BU-65170/61580's read/writable Time Tag Register. The
resolution of the Time Tag Register is programmable from among
2, 4, 8, 16, 32, and 64 s/LSB. Also, incrementing of the Time
Tag counter may be from an external clock source or via software
command.
The ACE stores the contents of the accessed Lookup Table loca-
tion for the current message, indicating the starting location of
the Data Word block, as the Data Block Pointer. This serves as a
convenience in locating stored message data blocks. The ACE
stores the full 16-bit 1553 Command Word in the fourth location
of the RT message descriptor.
RT COMMAND ILLEGALIZATION
The BU-65170/61580 provides an internal mechanism for RT
command illegalization. In addition, the Busy Status Word bit
can be set so that it is only a programmed subset of the trans-
mit/receive/broadcast subaddresses.
The illegalization scheme uses a 256-word area in the BU-
65170/61580's address space. A benefit of this feature is the
reduction of printed circuit board requirements, by eliminating
the need for an external PROM, PLD, or RAM device that does
the illegalizing function. The BU-J1165170/61580's illegalization
scheme provides maximum flexibility, allowing any subset of the
4096 possible combinations of broadcast/own address, T/R bit,
subaddress, and word count/mode code to be illegalized.
Another advantage of the RAM-based illegalization technique is
that it provides for a high degree of self-testability.
Addressing the Illegalization Table
TABLE 29 illustrates the addressing scheme of the illegalization
RAM. As shown, the base address of the illegalizing RAM is
0300 (hex). The ACE formulates the index into the Illegalizing
Table based on the values of BROADCAST/OWN ADDRESS,
T/R bit, Subaddress, and the MSB of the Word Count/Mode
Code field (WC/MC4) of the current Command Word.
The internal RAM has 256 words reserved for command illegal-
ization. Broadcast commands may be illegalized separately from
nonbroadcast receive commands and mode commands.
Commands may be illegalized down to the word count level. For
example, a one-word receive command to subaddress 1 may be
legal, while a two-word receive command to subaddress 1 may
be illegalized.
The first 64 words of the Illegalization Table refer to broadcast
receive commands (two words per subaddress). The next 64
words refer to broadcast transmit commands. Since nonmode
code broadcast transmit commands are by definition invalid, this
section of the table (except for subaddresses 0 and 31) does not
need to be initialized by the user. The next 64 words correspond
to nonbroadcast receive commands. The final 64 words refer to
nonbroadcast transmit commands. Messages with Word Count/
Mode Code (WC/MC) fields between 0 and 15 may be illegalized
by setting the corresponding data bits for the respective even-
numbered address locations in the illegalization table. Likewise,
messages with WC/MC fields between 16 and 31 may be ille-
galized by setting the corresponding data bits for the respective
odd-numbered address locations in the illegalization table.
The following should be noted with regards to command illegal-
ization:
(1)To illegalize a particular word count for a given broad-
cast/own address-T/R subaddress, the appropriate bit posi-
tion in the respective illegalization word should be set to
logic 1. A bit value of logic 0 designates the respective
Command Word as a legal command. The ACE will respond
to an illegalized nonbroadcast command with the Message
Error bit set in its RT Status Word.
(2)For subaddresses 00001 through 11110, the “WC/MC”
field specifies the Word Count field of the respective
Command Word. For subaddresses 00000 and 11111, the
“WC/MC” field specifies the Mode Code field of the respec-
tive Command Word.
(3)Since nonmode code broadcast transmit messages are
not defined by MIL-STD-1553B, the sixty (60) words in the
illegalization RAM, addresses 0342 through 037D, corre-
sponding to these commands do not need to be initialized.
The ACE will not respond to a nonmode code broadcast
transmit command, but will automatically set the Message
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61580G0-460L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G0-800Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G1-420Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G1-800S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
| BU-61580G2-100K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61580G1-100 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-110 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-120 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-200 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
| BU-61580G1-300 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MIL-STD-1553/ARINC Bus Controller/RTU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。