- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369516 > BT458LPJ165 Video DAC with Color Palette (RAMDAC) PDF資料下載
參數(shù)資料
| 型號： | BT458LPJ165 |
| 英文描述： | Video DAC with Color Palette (RAMDAC) |
| 中文描述： | 視頻DAC的調(diào)色板（的RAMDAC） |
| 文件頁數(shù)： | 21/60頁 |
| 文件大?。?/td> | 647K |
| 代理商： | BT458LPJ165 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Bt457/Bt458
2.0 Registers
125 MHz/135 MHz/165 MHz Monolithic CMOS 256 Color Palette RAMDAC
2.2 Read Mask Register
L45801 Rev. N
Conexant
2-3
2.2 Read Mask Register
The read mask register enables (logical 1) or disables (logical 0) a bit plane from
addressing the color palette RAM. D[0] corresponds to bit plane 0 (P0 {A
–
E}),
and D[7] corresponds to bit plane 7 (P7 {A
–
E}). Each register bit is logically
ANDed with the corresponding bit plane input. This register can be written to or
read by the MPU at any time and is not initialized. For proper operation, it must
be initialized by the user after power-up.
2.3 Blink Mask Register
The blink mask register enables (logical 1) or disables (logical 0) a bit plane from
blinking at the blink rate and duty cycle specified by the command register. D[0]
corresponds to bit plane 0 (P0 {A
–
E}), and D[7] corresponds to bit plane 7 (P7
{A
–
E}). In order for a bit plane to blink, the corresponding bit in the read mask
register must be a logical 1. This register can be written to or read by the MPU at
any time and is not initialized. For proper operation, it must be initialized by the
user after power-up.
2.4 Bt458 Test Register
The test register provides diagnostic capability by enabling the MPU to read
the D/A converters inputs. It can be written to or read by the MPU at any time and
is not initialized. For proper operation, it must be initialized by the user after
power-up. When writing to the register, the upper 4 bits (D[7:4]) are ignored.
The contents of the test register are defined as follows:
To use the test register, the host MPU writes to it, setting only one of the red,
green, or blue enable bits. These bits specify which four bits of color information
the MPU wishes to read (R[3:0], G[3:0], B[3:0], R[7:4], G[7:4], or B[7:4]). When
the MPU reads the test register, the four bits of color information from the DAC
Table 2-2. Bt458 Test Register
D[7:4]
Color Information
D[3]
Low (Logical 1) or High (Logical 0) Nibble
D[2]
Blue Enable
D[1]
Green Enable
D[0]
Red Enable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT458LPJ80 | Video DAC with Color Palette (RAMDAC) |
| BT457KG125 | Video DAC with Color Palette (RAMDAC) |
| BT457KG80 | Video DAC with Color Palette (RAMDAC) |
| BT457KPJ110 | Video DAC with Color Palette (RAMDAC) |
| BT457KPJ125 | Video DAC with Color Palette (RAMDAC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT458LPJ80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| BT471KPJ35-695 | 制造商:BT 功能描述: |
| BT471KPJ80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| BT473KPJ110 | 制造商:BT 功能描述:Digital Analog Converter, Triple, 8 Bit, 68 Pin, PLCC |
| BT473KPJ110ES2 | 制造商:BT 功能描述:Digital Analog Converter, Triple, 8 Bit, 68 Pin, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。