- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369516 > BT457KG110 Video DAC with Color Palette (RAMDAC) PDF資料下載
參數(shù)資料
| 型號： | BT457KG110 |
| 英文描述： | Video DAC with Color Palette (RAMDAC) |
| 中文描述： | 視頻DAC的調(diào)色板（的RAMDAC） |
| 文件頁數(shù)： | 19/60頁 |
| 文件大?。?/td> | 647K |
| 代理商： | BT457KG110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
L45801 Rev. N
Conexant
2-1
2
2.0 Registers
2.1 Internal
2.1.1 Command Register
The command register can be written or read by the MPU at any time and is not
initialized. For proper operation, it must be initialized by the user after power-up.
CR0 corresponds to data bus bit D[0].
Table 2-1. Command Registers
(1 of 2)
Function
Description
CR7
Multiplex select
This bit specifies whether 4:1 or 5:1 multiplexing is to be used for the
pixel and overlay inputs. If 4:1 is specified, the {E} pixel and {E} overlay
inputs are ignored and should be connected to GND, and the LD* input
should be one fourth the CLOCK rate. If 5:1 is specified, all of the pixel
and overlay inputs are used, and the LD* input should be one fifth the
CLOCK rate.
The pipeline delay of the Bt457/458 can be reset to a fixed eight clock
cycles. In this instance, each time the input multiplexing is changed, the
Bt457/458 must again be reset to a fixed pipeline delay.
(0)
(1)
4:1 Multiplexing
5:1 Multiplexing
CR6
RAM Enable
When the overlay select bits are 00, this bit specifies whether to use the
color palette RAM or overlay color 0 to provide color information.
(0)
(1)
Use Overlay Color 0
Use Color Palette RAM
CR5,4
Blink Rate Selection
These 2 bits control the blink rate cycle time and duty cycle, and are
specified as the number of vertical retrace intervals. The numbers in
parentheses specify the duty cycle (percent on/off).
(00)
(01)
(10)
(11)
16 on, 48 off (25/75)
16 on, 16 off (50/50)
32 on, 32 off (50/50)
64 on, 64 off (50/50)
CR3
OL1 Blink Enable
If a logical 1, this bit forces the OL1 {A
–
E} inputs to toggle between a
logical 0 and the input value at the selected blink rate prior to palette
section. A value of logical 0 does not affect the value of the OL1 {A
–
E}
inputs. In order for overlay 1 bit plane to blink, bit CR1 must be set to a
logical 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT458LG165 | Video DAC with Color Palette (RAMDAC) |
| BT458LPJ110 | Video DAC with Color Palette (RAMDAC) |
| BT458LPJ125 | Video DAC with Color Palette (RAMDAC) |
| BT458LPJ135 | Video DAC with Color Palette (RAMDAC) |
| BT458LPJ165 | Video DAC with Color Palette (RAMDAC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT457KG125 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| BT457KG80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| BT457KPJ110 | 制造商:BROOKTREE 功能描述: |
| BT457KPJ125 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| BT457KPJ135 | 制造商:BROOKTREE 功能描述: 制造商:Brooktree 功能描述:Digital Analog Converter, Single, 8 Bit, 84 Pin, PLCC 制造商:Brooktree (BT) 功能描述:Digital Analog Converter, Single, 8 Bit, 84 Pin, PLCC 制造商:BT 功能描述:Digital Analog Converter, Single, 8 Bit, 84 Pin, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。