- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369508 > BT136M-800 (NXP SEMICONDUCTORS) Octal Registered Transceivers with 3-State Outputs 24-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | BT136M-800 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 晶閘管 |
| 英文描述： | Octal Registered Transceivers with 3-State Outputs 24-SOIC -40 to 85 |
| 中文描述： | 800 V, 4 A, 4 QUADRANT LOGIC LEVEL TRIAC, TO-252 |
| 封裝： | PLASTIC, SOT-428, 3 PIN |
| 文件頁(yè)數(shù)： | 129/224頁(yè) |
| 文件大?。?/td> | 2697K |
| 代理商： | BT136M-800 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)當(dāng)前第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)
Application Notes
AN1002
2002 Teccor Electronics
Thyristor Product Catalog
AN1002 - 3
http://www.teccor.com
+1 972-580-7777
Figure AN1002.6
Latching and Holding Characteristics of Thyristor
Similar to gating, latching current requirements for triacs are dif-
ferent for each operating mode (quadrant). Definitions of latching
modes (quadrants) are the same as gating modes. Therefore,
definitions shown in Figure AN1002.2 and Figure AN1002.3 can
be used to describe latching modes (quadrants) as well. The fol-
lowing table shows how different latching modes (quadrants)
relate to each other. As previously stated, Quadrant II has the
lowest latching current sensitivity of all four operating quadrants.
Example of a 4 Amp Triac:
If I
L
(I) = 10 mA, then
I
L
(II) = 40 mA
I
L
(III) = 12 mA
I
L
(IV) = 11 mA
Latching current has even somewhat greater temperature depen-
dence compared to the DC gate trigger current. Applications with
low temperature requirements should have sufficient principal
current (anode current) available to ensure thyristor latch-on.
Two key test conditions on latching current specifications are
gate drive and available principal (anode) current durations.
Shortening the gate drive duration can result in higher latching
current values.
Holding Current of SCRs and Triacs
Holding current (I
H
) is the minimum principal current required to
maintain the thyristor in the on state. Holding current can best be
understood by relating it to the “drop-out” or “must release” level
of a mechanical relay. Figure AN1002.6 shows the sequences of
gate, latching, and holding currents. Holding current will always
be less than latching. However, the more sensitive the device,
the closer the holding current value approaches its latching cur-
rent value.
Holding current is independent of gating and latching, but the
device must be fully latched on before a holding current limit can
be determined.
Holding current modes of the thyristor are strictly related to the
voltage polarity across the main terminals. The following table
illustrates how the positive and negative holding current modes
of triacs relate to each other.
Example of a 10 A triac:
If I
H
(+) = 10 mA, then
I
H
(-) = 13 mA
Holding current is also temperature-dependent like gating and
latching shown in Figure AN1002.7. The initial on-state current is
200 mA to ensure that the thyristor is fully latched on prior to
holding current measurement. Again, applications with low tem-
perature requirements should have sufficient principal (anode)
current available to maintain the thyristor in the on-state condi-
tion.
Both minimum and maximum holding current specifications may
be important, depending on application. Maximum holding cur-
rent must be considered if the thyristor is to stay in conduction at
low principal (anode) current; the minimum holding current must
be considered if the device is expected to turn off at a low princi-
pal (anode) current.
Figure AN1002.7
Typical DC Holding Current vs Case Temperatures
Example of a 10 A triac:
If I
H
(+) = 10 mA at 25 °C, then
I
H
(+)
≈
7.5 mA at 65 °C
Relationship of Gating, Latching, and
Holding Currents
Although gating, latching, and holding currents are independent
of each other in some ways, the parameter values are related. If
gating is very sensitive, latching and holding will also be very
sensitive and vice versa. One way to obtain a sensitive gate and
not-so-sensitive latching-holding characteristic is to have an
“amplified gate” as shown in Figure AN1002.8.
Typical Ratio of
at 25 °C
Type
4 A Triac
10 A Triac
Operating Mode
Quadrant II
4
Quadrant I
1
Quadrant III
1.2
Quadrant IV
1.1
1
4
1.1
1
Time
Time
Holding Current Point
Zero Crossing Point
Principal
Current
Through
Thyristor
Gate Pulse
Gate
Drive
to Thyristor
Latching
Current
Point
I
In given Quadrant
L
Quadrant
1
(
)
(
)
------------I
Typical Triac Holding Current Ratio
Type
4 A Triac
10 A Triac
Operating Mode
I
H
(+)
1
I
H
(-)
1.1
1
1.3
2.0
1.5
1.0
.5
0
-40
-15
+25
+65
+100
Case Temperature (T
C
) – C
R
I
H
I
H
C
INITIAL ON-STATE CURRENT = 200 mA dc
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BT136M-800F | Octal Registered Transceivers with 3-State Outputs 24-SOIC -40 to 85 |
| BT138-600G | Octal Bus Transceivers with 3-State Outputs 20-CDIP -55 to 125 |
| BT138-800G | Octal Bus Transceivers with 3-State Outputs 20-LCCC -55 to 125 |
| BT136-700 | Transient Voltage Suppressor Diodes |
| BT136-700E | Transient Voltage Suppressor Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BT136M-800E | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triacs sensitive gate |
| BT136M-800F | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triacs |
| BT136M-800G | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Triacs |
| BT136MSERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triacs |
| BT136MSERIESD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Triacs logic level |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。