- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295168 > BS62LV2005TC (BRILLIANCE SEMICONDUCTOR, INC.) Very Low Power/Voltage CMOS SRAM 256K X 8 bit PDF資料下載
參數(shù)資料
| 型號： | BS62LV2005TC |
| 廠商： | BRILLIANCE SEMICONDUCTOR, INC. |
| 英文描述： | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| 中文描述： | 非常低功率/電壓CMOS SRAM的256K × 8位 |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 279K |
| 代理商： | BS62LV2005TC |
R0201-BS62LV2005
Revision 2.4
April 2002
7
WRITE CYCLE2 (1,6)
BSI
BS62LV2005
t WC
t CW
(11)
t CW
(2)
t WP
t AW
t WHZ
(4,10)
t AS
t WR2
(3)
t DH
t DW
D
IN
D
OUT
WE
CE2
CE1
ADDRESS
(5)
t DH
(7)
(8)
(8,9)
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low.
All signals must be active to initiate a write and any one signal can terminate a write by going
inactive. The data input setup and hold timing should be referenced to the second transition edge
of the signal that terminates the write.
3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write
cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the
outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low
transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = VIL
).
7. DOUT is the same phase of write data of this write cycle.
8. DOUT is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input
signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured
500mV from steady state with CL = 5pF as shown in Figure 1B. The
parameter is guaranteed but not 100% tested.
11. TCW is measured from the later of CE1 going low or CE2 going high to the end of write.
±
相關PDF資料 |
PDF描述 |
|---|---|
| BS62LV2005TI | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006 | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006DC | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006DCG55 | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STIP70 | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| BS62LV2005TI | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006_06 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006_08 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006DC | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。