BR9010-W / F-W / FV-W / RFV-W / RFVM-W / BR9020-W / F-W / FV-W /
Memory IC
RFV-W / RFVM-W / BR9040-W / F-W / FV-W / RFV-W / RFVM-W
12/14
(6) About the direct connection between the DI and DO pins
The device can be used with the DI pin connected to the DO pin directly.
But when the READY / BUSY status is output, be careful about the bus conflict on the port of the controller.
z
Attention to Use
(1) Power ON / OFF
1) The CS is brought High during power–up and power–down.
2) This device is in active state while CS is Low.
3) The extraordinary function or data collapse may occur in that condition because of noise etc, if power–up and power–
down is done with CS brought Low.
In order to prevent above errors from happening, keep CS High during power-up and power-down.
(Good example) CS is brought High during power–up and power-down.
Please take more than 10ms between power–up and power-off, or the internal circuit is not always
reset.
(Bad example) CS is brought Low during power–up and power-down.
The CS pin is always Low in this case, the noise may force the device to make malfunction or
inadvertent write.
It sometimes occurs in the case that the CS pin is Hi-Z.
V
CC
V
CC
GND
V
CC
GND
CS
Good
Bad
Fig.10
(2) Noise Rejection
1) SK NOISE
If SK line has a lot of noise for rising time of SK, the device may recognize the noise as a clock and then clock will be
shifted.
2) WC NOISE
If WC line has noise during write cycle (tE / W), there may be a chance to deny the programming.
3) VCC NOISE
It recommended that capacitor is put between VCC and GND to prevent these case, since it is possible to occur
malfunction by the effect of noise or surge on power line.