- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369480 > BQ3285LS Real-Time Clock PDF資料下載
參數(shù)資料
| 型號： | BQ3285LS |
| 英文描述： | Real-Time Clock |
| 中文描述： | 實時時鐘 |
| 文件頁數(shù)： | 7/26頁 |
| 文件大?。?/td> | 831K |
| 代理商： | BQ3285LS |
Periodic Interrupt
If the periodic interrupt event is enabled by writing a 1
to the periodic interrupt enable bit (PIE) in register C,
an interrupt request is generated once every 122
μ
s to
500ms. The period between interrupts is selected with
bits RS3-RS0 in register A (seeTable3).
Alarm Interrupt
The alarm interrupt is active in battery-backup mode,
providing a “wake-up” capability.
cycle, the RTC compares the hours, minutes, and sec-
onds bytes with the three corresponding alarm bytes. If
a match of all bytes is found, the alarm interrupt event
flag bit, AF in register C, is set to 1. If the alarm event
is enabled, an interrupt request is generated.
During each update
An alarm byte may be removed from the comparison by
setting it to a “don't care” state. An alarm byte is set to
a “don't care” state by writing a 1 to each of its two
most-significant bits. A “don't care” state may be used to
select thefrequency of alarm interrupt events as follows:
n
If none of the three alarm bytes is “don't care,” the
frequency is once per day, when hours, minutes, and
seconds match.
n
If only the hour alarm byte is “don't care,” the
frequency is once per hour, when minutes and
seconds match.
n
If only the hour and minute alarm bytes are “don't
care,” the frequency is once per minute, when seconds
match.
n
If the hour, minute, and second alarm bytes are
“don't care,” thefrequency is onceper second.
Update Cycle Interrupt
The update cycle ended flag bit (UF) in register C is set to
a 1 at the end of an update cycle. If the update interrupt
enable bit (UIE) of register B is 1, and the update transfer
inhibit bit (UTI) in register B is 0, then an interrupt re-
quest is generatedat theendof each updatecycle.
Accessing RTC bytes
The EXTRAM pin must be low to access the RTC regis-
ters. Time and calendar bytes read during an update
cycle may be in error. Three methods to access the time
and calendar bytes without ambiguity are:
n
Enable the update interrupt
interrupt requests at the end of the update cycle.
The interrupt handler has a maximum of 999ms to
access the clock bytes before the next update cycle
begins (seeFigure3).
event
to generate
n
Poll the update-in-progress bit (UIP) in register A. If
UIP = 0, the polling routine has a minimum of t
BUC
timetoaccess theclock bytes (seeFigure3).
n
Use
interrupt requests every t
PI
time, such that UIP = 1
always occurs between the periodic interrupts. The
interrupt handler has a minimum of
timetoaccess theclock bytes (seeFigure3).
the
periodic
interrupt
event
to
generate
t
PI
/2 + t
BUC
Oscillator Control
When power is first applied to the bq3285LC and V
CC
is
above V
PFD
, the internal oscillator and frequency divider
are turned on by writing a 010 pattern to bits 4 through
6 of register A. A pattern of 11X turns the oscillator on
but keeps the frequency divider disabled. Any other pat-
tern to these bits keeps the oscillator off. A pattern of
010 must be set for the bq3285EC/LC to keep time in
battery backup mode.
7
bq3285EC/LC
Figure 3. Update-Ended/Periodic Interrupt Relationship
July 1996
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BQ3285LSS-N | Avalanche Glass Passivated Bridge Rectifiers |
| BQ3287AMT | Avalanche Glass Passivated Bridge Rectifiers |
| BQ3287EA | Avalanche Glass Passivated Bridge Rectifiers |
| BQ3287MT | Avalanche Glass Passivated Bridge Rectifiers |
| BQ4013Y | Avalanche Bridge Rectifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BQ3285LS- | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Real-Time Clock RTC |
| BQ3285LSN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Real-Time Clock RTC |
| BQ3285LSS | 制造商:Rochester Electronics LLC 功能描述:REAL TIME CLOCK IC, ENHANCED - Bulk |
| BQ3285LSS- | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Real-Time Clock RTC |
| BQ3285LSSN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Real-Time Clock RTC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。