參數(shù)資料
型號: BH16823ADL
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: 18-bit bus interface D-type flip-flop with reset and enable 3-State
中文描述: ABT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: 7.50 MM, PLASTIC, MO-118AB, SOT-371-1, SSOP3-56
文件頁數(shù): 2/12頁
文件大?。?/td> 86K
代理商: BH16823ADL
Philips Semiconductors
Product specification
74ABT16823A
74ABTH16823A
18-bit bus-interface D-type flip-flop
with reset and enable (3-State)
2
1998 Feb 27
853-1791 19025
FEATURES
Two sets of high speed parallel registers with positive
edge-triggered D-type flip-flops
Ideal where high speed, light loading, or increased fan-in are
required with MOS microprocessors
Live insertion/extraction permitted
Power-up 3-State
74ABTH16823A incorporates bus-hold data inputs which
eliminate the need for external pull-up resistors to hold unused
inputs
Power-up Reset
Output capability: +64mA/–32mA
Latch-up protection exceeds 500mA per Jedec Std 17
ESD protection exceeds 2000 V per MIL STD 883 Method 3015
and 200 V per Machine Model
DESCRIPTION
The 74ABT16823A 18-bit bus interface register is designed to
eliminate the extra packages required to buffer existing registers and
provide extra data width for wider data/address paths of buses
carrying parity.
The 74ABT16823A has two 9-bit wide buffered registers with Clock
Enable (nCE) and Master Reset (nMR) which are ideal for parity bus
interfacing in high microprogrammed systems.
The registers are fully edge-triggered. The state of each D input, one
set-up time before the Low-to-High clock transition is transferred to
the corresponding flip-flop’s Q output.
Two options are available, 74ABT16823A which does not have the
bus-hold feature and 74ABTH16823A which incorporates the
bus-hold feature.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
T
amb
= 25
°
C; GND = 0V
TYPICAL
UNIT
t
PLH
t
PHL
Propagation delay
nCP to nQx
C
L
= 50pF; V
CC
= 5V
2.3
1.9
ns
C
IN
Input capacitance
V
I
= 0V or V
CC
4
pF
C
OUT
Output capacitance
V
O
= 0V or V
CC
; 3-State
6
pF
I
CCZ
Quiescent supply current
Outputs disabled; V
CC
= 5.5V
500
μ
A
I
CCL
Outputs low; V
CC
= 5.5V
9
mA
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
56-Pin Plastic SSOP Type III
–40
°
C to +85
°
C
74ABT16823A DL
BT16823A DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°
C to +85
°
C
74ABT16823A DGG
BT16823A DGG
SOT364-1
56-Pin Plastic SSOP Type III
–40
°
C to +85
°
C
74ABTH16823A DL
BH16823A DL
SOT371-1
56-Pin Plastic TSSOP Type II
–40
°
C to +85
°
C
74ABTH16823A DGG
BH16823A DGG
SOT364-1
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
2, 27
1OE, 2OE
Output enable input (active-Low)
54, 52, 51, 49, 48, 47, 45, 44, 43
42, 41, 40, 38, 37, 36, 34, 33, 31
1D0-1D8
2D0-2D8
Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14
15, 16, 17, 19, 20, 21, 23, 24, 26
1Q0-1Q8
2Q0-2Q8
Data outputs
56, 29
1CP, 2CP
Clock pulse input (active rising edge)
55, 30
1CE, 2CE
Clock enable input (active-Low)
1, 28
1MR, 2MR
Master reset input (active-Low)
4, 11, 18, 25, 32, 39, 46, 53
GND
Ground (0V)
7, 22, 35, 50
V
CC
Positive supply voltage
相關(guān)PDF資料
PDF描述
BH16825ADGG 18-bit buffer/line driver; non-inverting 3-State
BH16825ADL 18-bit buffer/line driver; non-inverting 3-State
BH16827ADGG 20-bit buffer/line driver, non-inverting 3-State
BH16827ADL 20-bit buffer/line driver, non-inverting 3-State
BH16841ADGG 20-bit bus interface latch 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BH16825ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/line driver; non-inverting 3-State
BH16825ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/line driver; non-inverting 3-State
BH16827ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit buffer/line driver, non-inverting 3-State
BH16827ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit buffer/line driver, non-inverting 3-State
BH1682FVC-TR 功能描述:ANALOG CURRENT OUTPUT TYPE AMBIE 制造商:rohm semiconductor 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 類型:環(huán)境 波長:- 接近探測:無 輸出類型:電流 電壓 - 電源:2.3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:5-SMD,扁平引線 供應(yīng)商器件封裝:5-WSOF 標(biāo)準(zhǔn)包裝:1