- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369468 > BH16500CDGG (NXP SEMICONDUCTORS) 18-bit universal bus transceiver 3-State PDF資料下載
參數(shù)資料
| 型號(hào)： | BH16500CDGG |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 18-bit universal bus transceiver 3-State |
| 中文描述： | ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 6.10 MM, PLASTIC, SOT-364-1, TSSOP2-56 |
| 文件頁數(shù)： | 4/12頁 |
| 文件大小： | 88K |
| 代理商： | BH16500CDGG |
Philips Semiconductors
Product specification
74ABT16500C
74ABTH16500C
18-bit universal bus transceiver (3-State)
1998 Feb 27
4
PIN DESCRIPTION
PIN NUMBER
SYMBOL
NAME AND FUNCTION
1
OEAB
A-to-B Output enable input
27
OEBA
B-to-A Output enable input (active low)
2, 28
LEAB/LEBA
A-to-B/B-to-A Latch enable input
55,30
CPAB/CPBA
A-to-B/B-to-A Clock input (active falling edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15,
16, 17, 19, 20, 21, 23, 24, 26
A0-A17
Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43,
42, 41, 40, 38, 37, 36, 34, 33, 31
B0-B17
Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53
GND
Ground (0V)
7, 22, 35, 50
V
CC
Positive supply voltage
FUNCTION TABLE
INPUTS
Internal
Registers
OUTPUTS
OPERATING MODE
OEAB
LEAB
CPAB
An
Bn
L
H
X
X
X
Z
Disabled
L
↓
X
h
H
Z
Disabled Latch data
Disabled, Latch data
L
↓
X
I
L
Z
L
L
H or L
X
NC
Z
Disabled, Hold data
L
L
↓
h
H
Z
Disabled Clock data
Disabled, Clock data
L
L
↓
I
L
Z
H
H
X
H
H
H
Transparent
H
H
X
L
L
L
H
↓
X
h
H
H
Latch data & display
H
↓
X
I
L
L
H
L
↓
h
H
H
Clock data & display
H
L
↓
I
L
L
H
L
H or L
X
H
H
Hold data & display
H
L
H or L
X
L
L
NOTE:
A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.
H = High voltage level
h
= High voltage level one set-up time prior to the Enable or Clock transition
L
= Low voltage level
I
= Low voltage level one set-up time prior to the Enable or Clock transition
NC= No Change
X = Don’t care
Z = High Impedance “off” state
↓
= High-to-Low Enable or Clock transition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BH16500CDL | ECONOLINE: RM & RL - Single Output Rail- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- High Efficiency for Low Power Applications- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Efficiency to 80% |
| BH16501ADGG | 18-bit universal bus transceiver 3-State |
| BH16501ADL | 18-bit universal bus transceiver 3-State |
| BH16646DL | 16-bit bus transceiver/register 3-State |
| BH16646DGG | 16-bit bus transceiver/register 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BH16500CDL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State |
| BH16501ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State |
| BH16501ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State |
| BH16541DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
| BH16541DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。