- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369396 > B9948 (Cypress Semiconductor Corp.) 3.3V, 160-MHz, 1:12 Clock Distribution Buffer PDF資料下載
參數(shù)資料
| 型號： | B9948 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| 中文描述： | 3.3伏，160兆赫，1:12時鐘分配緩沖區(qū) |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 60K |
| 代理商： | B9948 |
3.3V, 160-MHz, 1:12 Clock Distribution Buffer
B9948
Cypress Semiconductor Corporation
Document #: 38-07079 Rev. *B
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised January 14, 2002
Product Features
160-MHz Clock Support
LVPECL or LVCMOS/LVTTL Clock Input
LVCMOS/LVTTL Compatible Inputs
12 Clock Outputs: Drive up to 24 Clock Lines
Synchronous Output Enable
Output Three-state Control
350-ps Maximum Output-to-Output Skew
Pin Compatible with MPC948
Industrial Temp. Range: –40°C to +85°C
32-Pin TQFP Package
Description
The B9948 is a low-voltage clock distribution buffer with the
capability to select either a differential LVPECL or a LVC-
MOS/LVTTL compatible input clock. The two clock sources
can be used to provide for a test clock as well as the primary
system clock. All other control inputs are LVCMOS/LVTTL
compatible. The twelve outputs are 3.3V LVCMOS or LVTTL
compatible and can drive two series terminated 50
transmis-
sion lines. With this capability the B9948 has an effective
fan-out of 1:24. The outputs can also be three-stated via the
three-state input TS#. Low output-to-output skews make the
B9948 an ideal clock distribution buffer for nested clock trees
in the most demanding of synchronous systems.
The B9948 also provides a synchronous output enable input
for enabling or disabling the output clocks. Since this input is
internally synchronized to the input clock, potential output
glitching or runt pulse generation is eliminated.
B9948
V
Q
V
Q
V
Q
V
Q
Q
V
Q
V
Q
V
Q
V
VSS
Q4
VDDC
Q5
VSS
Q6
VDDC
Q7
TCLK_SEL
TCLK
PECL_CLK
PECL_CLK#
SYNC_OE
TS#
VDD
VSS
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
Block Diagram
Pin Configuration
PECL_CLK
PECL_CLK#
0
1
TCLK
TCLK_SEL
SYNC_OE
TS#
VDD
VDDC
12
Q0-Q11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| B9APCB | SOCKET VALVE PCB 9 PIN |
| BA00 | |
| BA05 | |
| BA06 | |
| BA06ST | THREE-TERMINAL POSITIVE FIXED VOLTAGE REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| B9948CA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER|TQFP|32PIN|PLASTIC |
| B9948L | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| B9948LAA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer |
| B9949 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 160-MHz 1:15 Clock Distribution Buffer |
| B9949CA | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 160-MHz 1:15 Clock Distribution Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。