- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378409 > AY0438IP (Microchip Technology Inc.) 32-Segment CMOS LCD Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | AY0438IP |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 32-Segment CMOS LCD Driver |
| 中文描述： | 32段LCD驅(qū)動(dòng)器的CMOS |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 148K |
| 代理商： | AY0438IP |
AY0438
DS70010I-page 2
1995 Microchip Technology Inc.
FIGURE 1: PIN DESCRIPTIONS
Pin # (PDIP Only)
Name
Direction
Description
1
2
V
Load
Seg 1-32
BP
LCD
Data In
Data Out
V
SS
Clock
DD
-
Supply voltage
Latch data from registers
Direct drive outputs
Backplane drive output
Backplane drive input
Data input to shift register
Data output from shift register
Ground
System clock input
Input
Output
Output
Input
Input
Output
Ground
Input
3-29, 32, 33, 37-39
30
31
34
35
36
40
Φ
FIGURE 2: BLOCK DIAGRAM
32 Latches
Clock
Data in
Load
LCD
Φ
Data out
32 Outputs
Backplane
output
32 Segment Drivers
LCD AC
Generator
32-bit Static Shift Register
FIGURE 3: BACKPLANE AND SEGMENT
OUTPUT
SEG On
Backplane
SEG Off
FIGURE 4: TIMING DIAGRAM
START
CLOCK
Data in
Data out
Load
1/f
t
DS
t
DH
t
PD
32
1
t
PW
31
SEG 32
SEG 2
SEG 1
1.0
OPERATION:
1.1
Data In and Clock
The shift register shifts and outputs on the falling edge
of the clock. Every clock falling edge does a logical left
shift. As an example, if 32 clock pulses are supplied as
in Figure 4, then the data input at the first clock will out-
put at SEG 32, and the last data input (# 32) will output
at SEG 1 when a LOAD signal is enabled (Figure 2). It
is recommended that a complete 32 bit transfer be
done every time the outputs are updated. A logic 1 at
the Data In causes the corresponding segment to be
enabled or visible, i.e. the output at Segment Output is
180
°
out-of-phase with the Backplane output
(Figure 3).
1.2
Load
A logic 1 at the Load input (Figure 2) causes the paral-
lel load of the data in the shift register into the latches
that control the segment drivers. If the Load signal is
tied high, then the latches become transparent and the
segment drivers are always connected to the shift reg-
isters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AY0438IS | 32-Segment CMOS LCD Driver |
| AY31015D | UAR/T UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER |
| AY-3-1015 | UAR/T UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER |
| AY31015D-D | UAR/T UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER |
| AY31015D-J | UAR/T UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AY0438-I-P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:32-Segment CMOS LCD Driver |
| AY0438IS | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:32-Segment CMOS LCD Driver |
| AY0438-I-S | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:32-Segment CMOS LCD Driver |
| AY0438L | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:32-Segment CMOS LCD Driver |
| AY0438-L | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:32-Segment CMOS LCD Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。