
Axcelerator Family FPGAs
v2.8
3-113
624-Pin CCGA
AX2000 Function
Pin Number
Bank 0
IO00NB0F0
D7*
IO00PB0F0
E7*
IO01NB0F0
G7
IO01PB0F0
G6
IO02NB0F0
B5
IO02PB0F0
B4
IO04PB0F0
C7
IO05NB0F0
F8
IO05PB0F0
F7
IO06NB0F0
H8
IO06PB0F0
H7
IO11NB0F0
J8
IO11PB0F0
J7
IO12PB0F1
B6
IO13NB0F1
E9*
IO13PB0F1
D8*
IO15NB0F1
C9
IO15PB0F1
C8
IO16NB0F1
A5
IO16PB0F1
A4
IO17NB0F1
D10
IO17PB0F1
D9
IO18NB0F1
A7
IO18PB0F1
A6
IO19NB0F1
G9
IO19PB0F1
G8
IO20PB0F1
B7
IO23NB0F2
F10
IO23PB0F2
F9
IO26NB0F2
C11*
IO26PB0F2
B8*
IO27NB0F2
H10
IO27PB0F2
H9
IO28NB0F2
A9
IO28PB0F2
B9
* Not routed on the same package layer
and to adjacent LGA pads as its differential
pair complement. Recommended to be
used as a single-ended I/O.
IO30NB0F2
B11
IO30PB0F2
B10
IO31NB0F2
E11
IO31PB0F2
F11
IO33NB0F2
D12
IO33PB0F2
D11
IO34NB0F3
A11
IO34PB0F3
A10
IO37NB0F3
J13
IO37PB0F3
K13
IO38NB0F3
H11
IO38PB0F3
G11
IO40PB0F3
B12
IO41NB0F3/HCLKAN
G13
IO41PB0F3/HCLKAP
G12
IO42NB0F3/HCLKBN
C13
IO42PB0F3/HCLKBP
C12
Bank 1
IO43NB1F4/HCLKCN
G15
IO43PB1F4/HCLKCP
G14
IO44NB1F4/HCLKDN
B14
IO44PB1F4/HCLKDP
B13
IO45NB1F4
H13
IO47NB1F4
D14
IO47PB1F4
C14
IO48NB1F4
A16
IO48PB1F4
A15
IO49PB1F4
H15
IO51NB1F4
E15
IO51PB1F4
F15
IO52NB1F4
A17
IO55NB1F5
G16
IO55PB1F5
H16
IO56NB1F5
A20
IO56PB1F5
A19
IO57NB1F5
D16
624-Pin CCGA
AX2000 Function
Pin Number
* Not routed on the same package layer
and to adjacent LGA pads as its differential
pair complement. Recommended to be
used as a single-ended I/O.
IO57PB1F5
D15
IO58NB1F5
A22
IO58PB1F5
A21
IO59NB1F5
F16
IO61NB1F5
G17
IO61PB1F5
H17
IO62NB1F5
B17
IO62PB1F5
B16
IO63NB1F5
H18
IO65NB1F6
C17
IO66PB1F6
B18
IO67NB1F6
J18
IO67PB1F6
J19
IO68NB1F6
B20
IO68PB1F6
B19
IO69NB1F6
E17
IO69PB1F6
F17
IO70NB1F6
B22
IO70PB1F6
B21
IO71PB1F6
G18
IO73NB1F6
G19
IO74NB1F6
C19
IO74PB1F6
C18
IO75NB1F6
D18
IO75PB1F6
D17
IO76NB1F7
C21
IO76PB1F7
C20
IO79NB1F7
H20
IO79PB1F7
H19
IO80NB1F7
E18
IO80PB1F7
F18
IO81NB1F7
G21
IO81PB1F7
G20
IO82NB1F7
F20
IO82PB1F7
F19
IO85NB1F7
D20*
624-Pin CCGA
AX2000 Function
Pin Number
* Not routed on the same package layer
and to adjacent LGA pads as its differential
pair complement. Recommended to be
used as a single-ended I/O.