MB91470/480 Series
79
b. Slave Mode
(VCC
= 4.0 V to 5.5 V, VSS = AVSS10 = AVSS12 = 0.0 V, TA = 40 °C to + 85 °C)
*1 : tCYCP indicates the peripheral clock cycle time.
*2 : A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement
tSUDAT
≥ 250 ns must then be met.
If a device does not extend the “L” period of the SCL signal, it is necessary to output the next piece of data to
the SDA line 1250 ns (SDA and SCL rising Max time
+ tSUDAT) before the SCL line is released.
*3 : For use at over 100 kHz, set the peripheral clock to at least 6 MHz.
*4 : R and C are pull-up resistance and load capacitance of the SCL and SDA lines.
Parameter
Sym-
bol
Pin
name
Condition
Standard Mode
Fast Mode*3
Unit
Remarks
Min
Max
Min
Max
SCL clock
frequency
fSCL
SDAn,
SCLn
R=1 k
,
C=50 pF*4
0
100
0
400
kHz
“L” width of the
SCL clock
tLOW
4.7
1.3
s
“H” width of the
SCL clock
tHIGH
4.0
0.6
s
Bus free time
between STOP
and START
conditions
tBUS
4.7
1.3
s
SCL
↓ → SDA
output delay time
tDLDAT
5
× tCYCP *1
5
× tCYCP *1 ns
Setup time for a
repeated START
condition
SCL
↑ → SDA ↓
tSUSTA
4.7
0.6
s
Hold time for a
repeated START
condition
SDA
↓ → SCL ↓
tHDSTA
4.0
0.6
s
The first
clock pulse
is generated
after this.
Setup time for
STOP condition
SCL
↑ → SDA ↑
tSUSTO
4.0
0.6
s
SDA Data input
hold time
(vs. SCL
↓)
tHDDAT
2
× tCYCP *1
2
× tCYCP *1
s
SDA Data input
setup time
(vs. SCL
↑)
tSUDAT
250
100 *2
ns