- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352484 > ATMEGA128 (Atmel Corp.) -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash PDF資料下載
參數(shù)資料
| 型號： | ATMEGA128 |
| 廠商： | Atmel Corp. |
| 元件分類： | 8位微控制器 |
| 英文描述： | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| 中文描述： | 位AVR微控制器具有8K字節(jié)的系統(tǒng)內(nèi)可編程閃存 |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 6193K |
| 代理商： | ATMEGA128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
20
2467X–AVR–06/11
ATmega128
Data Memory Access
Times
This section describes the general access timing concepts for internal memory access. The
internal data SRAM access is performed in two clk
CPU cycles as described in Figure 10.
Figure 10. On-chip Data SRAM Access Cycles
EEPROM Data
Memory
The Atmel AVRATmega128 contains 4Kbytes of data EEPROM memory. It is organized as a
separate data space, in which single bytes can be read and written. The EEPROM has an
endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the
CPU is described in the following, specifying the EEPROM Address Registers, the EEPROM
Data Register, and the EEPROM Control Register.
“Memory Programming” on page 286 contains a detailed description on EEPROM programming
in SPI, JTAG, or Parallel Programming mode
EEPROM Read/Write
Access
The EEPROM access registers are accessible in the I/O space.
The write access time for the EEPROM is given in Table 2. A self-timing function, however, lets
the user software detect when the next byte can be written. If the user code contains instructions
that write the EEPROM, some precautions must be taken. In heavily filtered power supplies, V
CC
is likely to rise or fall slowly on Power-up/down. This causes the device for some period of time
to run at a voltage lower than specified as minimum for the clock frequency used. See “Prevent-
ing EEPROM Corruption” on page 24. for details on how to avoid problems in these situations.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
Refer to the description of the EEPROM Control Register for details on this.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
EEPROM Address
Register – EEARH and
EEARL
Bits 15..12 – Res: Reserved Bits
These are reserved bits and will always read as zero. When writing to this address location,
write these bits to zero for compatibility with future devices.
clk
WR
RD
Data
Address
Address valid
T1
T2
T3
Compute Address
Read
Write
CPU
Memory access instruction
Next instruction
Bit
15141312
11
10
9
8
–
EEAR11
EEAR10
EEAR9
EEAR8
EEARH
EEAR7
EEAR6
EEAR5
EEAR4
EEAR3
EEAR2
EEAR1
EEAR0
EEARL
7
654
3
2
1
0
Read/Write
RR
R/W
Initial Value
0
X
XXX
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT93C56AU3-10UI-1.8 | 3-wire Serial EEPROMs 2K (256 x 8 or 128 x 16) |
| AT93C56AU3-10UI-2.7 | 3-wire Serial EEPROMs 2K (256 x 8 or 128 x 16) |
| AT93C56AW-10SI-1.8 | 3-wire Serial EEPROMs 2K (256 x 8 or 128 x 16) |
| AT93C56AW-10SI-2.7 | 3-wire Serial EEPROMs 2K (256 x 8 or 128 x 16) |
| AT93C56A-10SE-2.7 | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATMEGA128(L) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATmega128(L) Preliminary Summary [Updated 9/03. 23 Pages] |
| ATMEGA128_02 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
| ATMEGA128_06 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
| ATMEGA128_08 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
| ATMEGA128_09 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。