- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3979 > ATF16V8BQL-15SU (Atmel)IC PLD EE 15NS 20-SOIC PDF資料下載
參數(shù)資料
| 型號： | ATF16V8BQL-15SU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD EE 15NS 20-SOIC |
| 標準包裝： | 37 |
| 系列： | 16V8 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產品目錄頁面： | 610 (CN2011-ZH PDF) |
8
0364J–PLD–7/05
ATF16V8B/BQ/BQL
6.
Electronic Signature Word
There are 64 bits of programmable memory that are always available to the user, even if the
device is secured. These bits can be used for user-specific data.
7.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See CMOS PLD Pro-
gramming Hardware and Software Support for information on software/programming.
8.
Input and I/O Pull-ups
All ATF16V8B family members have internal input and I/O pull-up resistors. Therefore, when-
ever inputs or I/Os are not being driven externally, they will float to V
CC. This ensures that all
logic array inputs are at known states. These are relatively weak active pull-ups that can easily
be overdriven by TTL-compatible drivers (see input and I/O diagrams below).
Figure 8-1.
Input Diagram
Figure 8-2.
I/O Diagram
9.
Functional Logic Diagram Description
The Logic Option and Functional Diagrams describe the ATF16V8B architecture. Eight config-
urable macrocells can be configured as a registered output, combinatorial I/O, combinatorial
output, or dedicated input.
The ATF16V8B can be configured in one of three different modes. Each mode makes the
ATF16V8B look like a different device. Most PLD compilers can choose the right mode automat-
ically. The user can also force the selection by supplying the compiler with a mode selection.
The determining factors would be the usage of register versus combinatorial outputs and dedi-
cated outputs versus outputs with output enable control.
The ATF16V8B universal architecture can be programmed to emulate many 20-pin PAL
devices. These architectural subsets can be found in each of the configuration modes described
相關PDF資料 |
PDF描述 |
|---|---|
| FMC60DRES | CONN EDGECARD 120POS .100 EYELET |
| EMC60DTEN | CONN EDGECARD 120POS .100 EYELET |
| EMC60DTEH | CONN EDGECARD 120POS .100 EYELET |
| HMC49DTEN | CONN EDGECARD 98POS .100 EYELET |
| HMC49DTEH | CONN EDGECARD 98POS .100 EYELET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ATF16V8BQL-15XC | 功能描述:EEPLD - 電子擦除可編程邏輯設備 250 GATE 15 NS WAFER - 15NS RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8BQL-15XI | 功能描述:EEPLD - 電子擦除可編程邏輯設備 250 GATE 15 NS WAFER - 15NS RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8BQL-15XU | 功能描述:EEPLD - 電子擦除可編程邏輯設備 15 ns 20 I/O Pins 8 macorcells 8 reg RoHS:否 制造商:Atmel 邏輯系列:ATF16V8BQL 最大工作頻率:62 MHz 可編程輸入/輸出端數(shù)量:20 電源電流:20 mA 延遲時間:15 ns 每個宏指令的積項數(shù):8 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 大電池數(shù)量:8 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 安裝風格:Through Hole 封裝 / 箱體:PDIP-20 |
| ATF16V8BQL-25GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| ATF16V8BQL-25GM/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復。