- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄12026 > AT89C51RE2-SLSUM (Atmel)MCU 8BIT FLASH 2.7-5.5V 44-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AT89C51RE2-SLSUM |
| 廠商： | Atmel |
| 文件頁數(shù)： | 22/187頁 |
| 文件大小： | 0K |
| 描述： | MCU 8BIT FLASH 2.7-5.5V 44-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | MCU Product Line Introduction |
| 標(biāo)準(zhǔn)包裝： | 972 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 60MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲(chǔ)器容量： | 128KB（128K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
| 配用： | AT89OCD-01-ND - USB EMULATOR FOR AT8XC51 MCU AT89STK-11-ND - KIT STARTER FOR AT89C51RX2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁
118
7663E–8051–10/08
AT89C51RE2
Power Management
Introduction
Two power reduction modes are implemented in the AT89C51RE2. The Idle mode and the
Power-Down mode. These modes are detailed in the following sections. In addition to these
power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2
using the X2 mode detailed in Section “Enhanced Features”, page 13.
Idle Mode
Idle mode is a power reduction mode that reduces the power consumption. In this mode, pro-
gram execution halts. Idle mode freezes the clock to the CPU at known states while the
peripherals continue to be clocked. The CPU status before entering Idle mode is preserved, i.e.,
the program counter and program status word register retain their data for the duration of Idle
mode. The contents of the SFRs and RAM are also retained. The status of the Port pins during
Idle mode is detailed in Table 88.
Entering Idle Mode
To enter Idle mode, set the IDL bit in PCON register (see Table 89). The AT89C51RE2 enters
Idle mode upon execution of the instruction that sets IDL bit. The instruction that sets IDL bit is
the last instruction executed.
Note:
If IDL bit and PD bit are set simultaneously, the AT89C51RE2 enters Power-Down mode. Then it
does not go in Idle mode when exiting Power-Down mode.
Exiting Idle Mode
There are two ways to exit Idle mode:
1.
Generate an enabled interrupt.
–
Hardware clears IDL bit in PCON register which restores the clock to the CPU.
Execution resumes with the interrupt service routine. Upon completion of the
interrupt service routine, program execution resumes with the instruction
immediately following the instruction that activated Idle mode. The general purpose
flags (GF1 and GF0 in PCON register) may be used to indicate whether an interrupt
occurred during normal operation or during Idle mode. When Idle mode is exited by
an interrupt, the interrupt service routine may examine GF1 and GF0.
2.
Generate a reset.
–
A logic high on the RST pin clears IDL bit in PCON register directly and
asynchronously. This restores the clock to the CPU. Program execution momentarily
resumes with the instruction immediately following the instruction that activated the
Idle mode and may continue for a number of clock cycles before the internal reset
algorithm takes control. Reset initializes the AT89C51RE2 and vectors the CPU to
address C:0000h.
Note:
During the time that execution resumes, the internal RAM cannot be accessed; however, it is pos-
sible for the Port pins to be accessed. To avoid unexpected outputs at the Port pins, the instruction
immediately following the instruction that activated Idle mode should not write to a Port pin or to
the external RAM.
Power-Down Mode The Power-Down mode places the AT89C51RE2 in a very low power state. Power-Down mode
stops the oscillator, freezes all clock at known states. The CPU status prior to entering Power-
Down mode is preserved, i.e., the program counter, program status word register retain their
data for the duration of Power-Down mode. In addition, the SFR and RAM contents are pre-
served. The status of the Port pins during Power-Down mode is detailed in Table 88.
Note:
VCC may be reduced to as low as V
RET during Power-Down mode to further reduce power dissi-
pation. Take care, however, that VDD is not reduced until Power-Down mode is invoked.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B2R-IY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
| ATSAM3U1CA-AU | IC MCU 32BIT 64KB FLASH 100LQFP |
| AT91SAM7X128B-AU | IC MCU 128KB FLASH 100LQFP |
| VI-B2R-IY-F2 | CONVERTER MOD DC/DC 7.5V 50W |
| AT90CAN128-16MU | IC MCU AVR 128K FLASH 64-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89C51SND1 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:MP3 Microcontrollers |
| AT89C51SND1_06 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:USB Microcontrollers |
| AT89C51SND1A-ROTIL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|80PIN|PLASTIC |
| AT89C51SND1B-ROTUL | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89C51SND1C | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。