
Rev. 4226AS–AERO–06/03
Note: This is a summary document. A complete
document is not available at this time. Contact
Atmel for a complete document.
F
eatures
SPARC V8 High-performance Low-power 32-bit Architecture
– 8 Register Windows
Integrated 32/64-bit Floating Point Unit
Advanced Architecture
–
On-chip AMBA Bus
–
5-stage Pipeline
–
16-Kbyte Multi-sets Data Cache
–
32-Kbyte Multi-sets Instruction Cache
On-chip Peripherals
–
Memory Interface
Chip Select Generator
Waitstate Generator
SDRAM Controller
–
Timers
Two 24-bit Timers
Watchdog Timer
–
Two 8-bit UARTs
–
Interrupt Controller with 4 External Programmable Inputs
–
32 Parallel I/O Interface
–
33 MHz PCI Interface Compliant with 2.2 PCI Specification
Fault Tolerance by Design
–
Full Triple Modular Redundancy (TMR)
–
EDAC Protection
–
Parity Protection
Debug and Test Facilities
–
Debug Support Unit (DSU) for Trace and Debug
–
IEEE 1149.1 JTAG Interface
–
Four Hardware Watchpoints
Speed Optimized Code RAM Interface
8 or 40-bit boot-PROM (Flash) Interface Possibilities
Clock: 100 MHz (Target)
Core Consumption: To Be Defined
Performance: To Be Defined
Voltage Operating Range: 3.3V I/O - 1.8V Core
Temperature Operating Range: -55
°
C to 125
°
C
Total Dose Radiation Capability (Parametric & Functional)
–
100 Krads (Si) (Target)
Latch-up Immunity Better than 70 MeV.cm
2
/mg (Target)
Package: MCGA 349 (Multi-Layer Column Grid Array)
O
verview
The AT697E is a highly-integrated, high-performance 32-bit RISC embedded proces-
sor implementing the SPARC architecture V8 specification. The implementation is
based on the European Space Agency (ESA) LEON2 fault tolerant model.
The processor is manufactured using the Atmel standard 0.18 μm CMOS commercial
process. It operates at a low voltage. It has been especially designed for space, as it
has on-chip concurrent transient and permanent error detection.
The AT697E includes an on-chip Integer Unit (IU), a Floating Point Unit (FPU), sepa-
rate instruction and data caches, hardware multiplier and divider, interrupt controller,
debug support unit with trace buffer, two 24-bit timers, Parallel and Serial interfaces,
Idle mode function, Watchdog, a PCI Interface and a flexible Memory Controller.
The design is highly testable with the support of a Debug System Unit (DSU) and a
boundary scan through JTAG interface.
Rad-Hard 32-bit
SPARC
Embedded
Processor
AT697E
Advance
Information
Summary